This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

c51

I access the memory of w77e58 on-chip sram,
whether it must be through Port P0 and P2 ,or
not?

  • Could you set and read docs little more?
    Winbond has provided very informative data sheets. Read about DME0 bit of PMR (page 23) and Memory Organization (page 8).

    HINT: accessing internal memory has nothing with P0 and P2.


    Good days!