This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cache control in Cyclone V HPS

Hi,

I am on Cyclone V HPS development using Arm tool chain v6.
I am trying to define a data buffer in non-cacheable memory region.

Is there any example or application note to configure linker script(.scat) to define non-cacheable external RAM region ?
Please note that I don't want to disable L1 and L2 caches completely.

Best Regards,
Naresh

Top replies

Ronan Synnott 6 months ago +1 suggested

Hello Naresh Scatterloading defines the execution address, but not the cacheable status. You would need to configure the MMU such that this region is non-cacheable. Regards, Ronan

Parents

0 Naresh Rajput 6 months ago in reply to Ronan Synnott

Thanks Ronan for the quick reply.

Is there any example available to define non-cacheable region in MMU configuration ?

Best Regards,
Naresh
Cancel
Vote up 0 Vote down

Cancel

Reply

0 Naresh Rajput 6 months ago in reply to Ronan Synnott

Thanks Ronan for the quick reply.

Is there any example available to define non-cacheable region in MMU configuration ?

Best Regards,
Naresh
Cancel
Vote up 0 Vote down

Cancel

Children

No data