This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

cortex M7 DBGLVL配置问题

在 CORTEXM7INTEGRATIONCS_CONFIG.v中配置DBGLVL = 1,断点数量还是4个,在fpga上测试没有增加,想请教,还需要配置别的位置吗?是通过jtag和cortex M7相连的