This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

IAR compiler does not align stack on 8-byte boundary

ARM ABI says that the stack should be 8-byte aligned, but the stack is sometimes aligned only to 4-byte boundary.

For example, I have the following simple busy-delay function:

void delay(int iter) {
int volatile counter = 0;
while (counter < iter) { // delay loop

This compiles with IAR EWARM 9.10.2 to the following disassembly:

SUB SP, SP, #0x4
ADD SP, SP, #0x4

The problem is that after SUB SP,SP,4 the stack is misaligned (is aligned only to 4-byte boundary).

Why is this happening? Is this compliant with the ARM ABI? Are there any compiler options to control that?

Thanks a lot for explaining these questions!