• Locked Locked
  • Replies 2 replies
  • Subscribers 121 subscribers
  • Views 2876 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ARM cortex a7 cache maintenance operation

jiangz chen
Offline
Note: This was originally posted on 11th March 2013 at http://forums.arm.com

Hi all:

I move on my last project of ARM cortex-a9 to now cortex-a7, here is a small questions. In A9, seems the pl310 have the ability to invalidate the entire L2 cache by way. But in the A7, seems the maintenance operation are moved to cp15, and I need to invalidate it by set/way?(This significantly increase my simulation time, later i will use the A15, these boot time will be unbearable).

So, do I invalidate l2 cache in a  incorrect way? I can not find a good way to invalidate the whole L2 cache in a quick way, please someone help

Best regards
  • Offline
    Note: This was originally posted on 11th March 2013 at http://forums.arm.com

    AFAIK there is no alternative.  If you want to invalidate the entire L2 on an A7/A15 you have to use set/way operations.

    That said, unless you L2RSTDISABLE high the L2 will be automatically invalidated at reset.  So there is no need for standard/basic init code to invalidate the L2,


  • Offline
    Note: This was originally posted on 11th March 2013 at http://forums.arm.com

    Also worth noting that once the CPU is running in multi-core SMP mode you cannot use set-way operations for D-side cache maintenance. You must use clean by MVA to ensure that all of the cache coherency snoops get picked up correctly.