Hi
The R52+ CPU goes to data abort and the DFSR is 0xA11 (asynchronous external abort for write access). I saw some tickets indicating that cache could lead to asynchronous abort.
I wonder whether the write-through cache can generate such asynchronous external abort ?
BR, Grace