In AXI4, if the length of the write burst is always equal to 0 (one transfer in burst), The wlast Signal can always be asserted in this case? If not, what should be the value of the WLAST SIGNAL?