• State Suggested Answer
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 347 subscribers
  • Views 1783 views
  • Users 0 members are here
Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

What's the meaning of the entry of exception vector for ARM-VA7

asic_xuan

Hi all,

  What's the meaning of the entry of exception vector for ARM-VA7? They are the address for the next PC, or they are instructions to execute?

  For example, I use cortex-A7 and the entry of reset vector is 0xE59F1018, which means LDR PC, [PC,#0x18]. After the release of reset, the A7 core reads the address 0 and address 0x20, and then it reads address 0xE59F1010. Why the A7 read address 0xE59F1010? I think it should read address 0x20.