Can anyone help?
The SW_INCR event only counts writes to the PMSWINCR register, not all architecturally executed instructions.
For Cortex-A9, there is no PMU event that counts the architecturally executed instructions. The closest available event is 0x68 as described by song846079 below.