With a support entitlement you can also get direct access to our team of highly-qualified Arm experts 24-hours a day
Open a support case
I have an RTL design with generic payload data width and it has the "valid" and "ready" handshake signals.
so this is a basic AXI type of interface.
Does anyone know of a simple systemverilog or uvm testbench that can exercise and validate the functionality of the design ?