Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
Arm Community blogs
Arm Community blogs
Architectures and Processors blog ARM Cortex-M0+: More than a low-power processor
  • Blogs
  • Mentions
  • Sub-Groups
  • Tags
  • Jump...
  • Cancel
More blogs in Arm Community blogs
  • AI blog

  • Announcements

  • Architectures and Processors blog

  • Automotive blog

  • Embedded and Microcontrollers blog

  • Internet of Things (IoT) blog

  • Laptops and Desktops blog

  • Mobile, Graphics, and Gaming blog

  • Operating Systems blog

  • Servers and Cloud Computing blog

  • SoC Design and Simulation blog

  • Tools, Software and IDEs blog

Tell us what you think
Tags
  • Cortex-M0
  • Microcontroller (MCU)
  • Cortex-M0+
Actions
  • RSS
  • More
  • Cancel
Related blog posts
Related forum threads

ARM Cortex-M0+: More than a low-power processor

Thomas Ensergueix
Thomas Ensergueix
September 11, 2013
3 minute read time.

 This week sees the launch on the Cortex-M0+ processor-based Freescale Kinetis L family of MCUs just two months after the official launch of this latest addition to the Cortex-M processor series.

The close partnership between ARM and Freescale, one of the Cortex-M0+ lead-partners, enabled them to be extremely fast in launching their first MCU series. The processor features also triggered the interest of many other partners and we expect more Cortex-M0+ processor-based products to come. To see why, one needs only to look at the processor features.

When the ARM Cortex™-M0+ processor was launched in March, many of the headlines focused on the lower power consumption and energy efficiency. If this was the only differentiator, then this new processor might perhaps have been called "Cortex-M0-". In reality there is much more innovation in this product than lower power, and this new member of the Cortex-M family well deserves its "+".

Through the success and the experience gathered with our fifty ARM Cortex-M0 processor licensees, it became clear there was a space to further extend the Cortex-M series offering for lowest cost devices. Our architecture team started to come up with very interesting concepts to optimize the implementation of the pipeline, while Freescale and NXP confirmed their interest to join as lead partners and to contribute to the specification with their long track record in the 8-bit arena.

The Cortex-M0 MCU was quite unique when launched in 2009, offering a subtle mix of low-power, 32-bit performance and optimized code size, all of this packed in a very low gate count processor. We often talk about having low power in our DNA and this applies very strongly to the Cortex-M space. The new implementation of the very same ARMv6-M architecture with a 2-stage pipeline in Cortex-M0+ has given us 9% more performance while reducing the power consumption by around 30%.

Beyond the obvious longer operating time on battery, this higher energy efficiency benefits lots of other applications. Lower consumption for a given task reducing overall power needs and the thermal dissipation. That in turn helps developers scale down the power supply and save cost and gives more clock frequency flexibility when running in high-temperature environment such as automotive.

 But as stated earlier, there is much more than improved energy efficiency in the Cortex-M0+ processor. A great innovation that will benefit most applications is the fast I/O port, streamlining the connection between the processor and the GPIO and peripherals in such a tight way that the processor can update them on every clock cycle. At the same frequency the application will be able to perform bit-banging with higher precision, making implementation of software communication protocols and fast or time precise controls much easier.

Another big step forward with Cortex-M0+ MCUs is the enhanced debug, giving finally access to the convenience of Trace debugging to entry level systems. Up until now this "safety net" was reserved to higher class processors because the silicon and pin count overhead was not affordable. How many developers have burnt evenings and weekends, spending hours troubleshooting weird bugs because of missing visibility of the program execution? This sort of long and drawn out debug effort has to end, pressure on timelines and application complexity is going in only one direction: always higher. To keep the Cortex-M0+ slim and trim our engineers designed a very lightweight solution preserving the real time capability and keeping the implementation overhead to a minimum: just 1.5k gates of logic, no extra pins and sharing the RAM in a flexible manner with the application.

Freescale has just released an interesting video addressing these innovations and explaining exactly why the product warrants a "+". I think it is great!

Anonymous
Architectures and Processors blog
  • When a barrier does not block: The pitfalls of partial order

    Wathsala Vithanage
    Wathsala Vithanage
    Acquire fences aren’t always enough. See how LDAPR exposed unsafe interleavings and what we did to patch the problem.
    • September 15, 2025
  • Introducing GICv5: Scalable and secure interrupt management for Arm

    Christoffer Dall
    Christoffer Dall
    Introducing Arm GICv5: a scalable, hypervisor-free interrupt controller for modern multi-core systems with improved virtualization and real-time support.
    • April 28, 2025
  • Getting started with AARCHMRS Features.json using Python

    Joh
    Joh
    A high-level introduction to the Arm Architecture Machine Readable Specification (AARCHMRS) Features.json with some examples to interpret and start to work with the available data using Python.
    • April 8, 2025