Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Arm Research
    • DesignStart
    • Education Hub
    • Graphics and Gaming
    • High Performance Computing
    • Innovation
    • Multimedia
    • Open Source Software and Platforms
    • Physical
    • Processors
    • Security
    • System
    • Software Tools
    • TrustZone for Armv8-M
    • 中文社区
  • Blog
    • Announcements
    • Artificial Intelligence
    • Automotive
    • Healthcare
    • HPC
    • Infrastructure
    • Innovation
    • Internet of Things
    • Machine Learning
    • Mobile
    • Smart Homes
    • Wearables
  • Forums
    • All developer forums
    • IP Product forums
    • Tool & Software forums
    • Pelion IoT Platform
  • Support
    • Open a support case
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • Community Help
  • More
  • Cancel
Yasuhiko Koumoto

Yasuhiko Koumoto

Questions
  • Profile
  • Achievements
  • Activity
  • Groups
  • Friends
  • Blog Posts
  • Questions
  • Bookmarks
  • Jump...
  • Cancel
  • Not Answered

    purpose of RSDIS in ACTLR ? 0

    • Cortex-R
    • Cortex-R4
    3863 views
    8 replies
    Latest over 4 years ago
    by G. Goodwin L. Pitos
  • Answered

    AXI3 data interleaving 0

    • AXI3
    4430 views
    2 replies
    Latest over 4 years ago
    by Utkarsh Jain
  • Answered

    The Monitor 0

    • TrustZone
    3808 views
    3 replies
    Latest over 4 years ago
    by Yasuhiko Koumoto
  • Answered

    CortexA8 L2 data loss 0

    • Cache
    • Cortex-A
    • Cortex-A8
    16365 views
    23 replies
    Latest over 4 years ago
    by Andreas Hauser
  • Answered

    Arm alignment: all ARM processor requrie 4 bytes alignment for SP? 0

    • Arm9
    • Cortex-A
    • Cortex-A7
    2131 views
    1 reply
    Latest over 4 years ago
    by Yasuhiko Koumoto
  • Answered

    Cache type and cache operation sequence +1

    • AMBA
    • ACE
    • Cache
    3982 views
    3 replies
    Latest over 4 years ago
    by Michael Williams
  • Not Answered

    Cortex M7 : Exception return query 0

    • Cortex-M7
    • Cortex-M
    4357 views
    5 replies
    Latest over 4 years ago
    by Ritesh Joshi
  • Answered

    On ARM Cortex-R4F, when I disable instruction and data cache using SCTLR register bits I and C, what happens to MPU region that defines region attribute as cachable (write-back)? Would it be ignored since global cache is disabled or would it result in unk +1

    • Processor
    2670 views
    3 replies
    Latest over 4 years ago
    by Yasuhiko Koumoto
  • Answered

    which ARM version that i should use for PLC +1

    • Cortex-R
    • Cortex-A
    • Cortex-M
    7047 views
    6 replies
    Latest over 4 years ago
    by G. Goodwin L. Pitos
  • Answered

    Cortex M3 peripheral Bit Banding limit? 0

    • Cortex-M3
    • Cortex-M
    14473 views
    18 replies
    Latest over 4 years ago
    by Yasuhiko Koumoto
  • Answered

    gdb run out +1

    • NEON
    1982 views
    2 replies
    Latest over 4 years ago
    by guqintai
  • Answered

    ETM not working on stm32f7 +1

    • Cortex-M
    2689 views
    1 reply
    Latest over 4 years ago
    by Yasuhiko Koumoto
  • Answered

    Cortex M0 internal Failure solution for ALU, CPU and Register rong results +1

    • Cortex-M0
    • Cortex-M
    8266 views
    10 replies
    Latest over 4 years ago
    by daith
  • Answered

    What is the meaning of a 64 bit aligned stack pointer address? 0

    • Armv6-M
    • Armv7-M
    • Cortex-M
    • Cortex-M4
    11228 views
    10 replies
    Latest over 4 years ago
    by Joseph Yiu
  • Answered

    AArch64 code execution on Raspberry Pi3. 0

    • Raspberry Pi
    • Architecture
    4837 views
    3 replies
    Latest over 4 years ago
    by Yasuhiko Koumoto
<>