Timothy Hayes received his PhD in computer architecture in 2016 from the Universitat Politècnica de Catalunya. His thesis concerns novel vector architectures to aid data management. He joined Arm in 2016 and brought this experience as well as several innovations into the SVE and SVE2 architectural extensions. More recently, he has been working on modelling Arm's Transactional Memory Extension (TME) in Gem5.
Completing your profile allows others to find you.
As you create your own content, ask and answer questions or share your favourite success stories you are building your following.
The information you enter on this page is visible to registered users of the Community.