Arm Community
Site
Search
User
Site
Search
User
Groups
Research Collaboration and Enablement
DesignStart
Education Hub
Innovation
Open Source Software and Platforms
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello Forum
Operating Systems forum
SoC Design and Simulation forum
中文社区论区
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Innovation blog
Internet of Things (IoT) blog
Operating Systems blog
Research Articles
SoC Design and Simulation blog
Tools, Software and IDEs blog
中文社区博客
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Martin Weidmann
Questions
Profile
Achievements
Activity
Groups
Network
Blog Posts
Questions
Bookmarks
Jump...
Cancel
Not Answered
What are the most tangible differences between an SSD controller with Cortex-R8 and Cortex-R5?
0
377
views
1
reply
Latest
6 months ago
by
Martin Weidmann
Not Answered
The arm developer can't download
0
489
views
2
replies
Latest
6 months ago
by
fish man
Not Answered
Assembly encoding that triggers an exception in both the A32 and T32 instruction set
0
374
views
2
replies
Latest
7 months ago
by
Rosario
Answered
What role does the Activity Monitor (AMU) play in power and performance control?
0
Architecture
Armv8-A
Microarchitecture
392
views
1
reply
Latest
7 months ago
by
Martin Weidmann
Answered
[A-profile] Is it possible to invalidate secure physical addresses from the normal world?
0
AArch64
Armv8-A
A-profile
Cache Management
Memory Management Unit (MMU)
Cortex-A
458
views
2
replies
Latest
7 months ago
by
jatron
Suggested Answer
A9 - modify MMU translation table resolution
0
517
views
2
replies
Latest
7 months ago
by
Atum
Not Answered
MMU page table linking with relative addressing
0
System MMU
366
views
2
replies
Latest
7 months ago
by
Niklas43
Answered
CCA - Device assignment to Realm VM
0
469
views
2
replies
Latest
7 months ago
by
min893
Suggested Answer
Turn off prefetchers for cortex a72
0
893
views
4
replies
Latest
7 months ago
by
rachelgomez123
Answered
Cortex-A32 aarch32, change from HYP mode to SVC mode fail
0
342
views
1
reply
Latest
7 months ago
by
Martin Weidmann
Answered
[Cortex-A] Permission fault due to code region mapped as read/write
0
AArch64
Armv8-A
Memory Management Unit (MMU)
Cortex-A
962
views
5
replies
Latest
7 months ago
by
jatron
Suggested Answer
Arm MMU configuration works on (qemu) raspberry(a53) but not on virt(armv7, a53) board
0
Cortex-A53
867
views
6
replies
Latest
8 months ago
by
Niklas43
Not Answered
[armv8][cortex-a72] why must flush data cache when I tried to map a SRAM area?
0
Armv8-A
449
views
1
reply
Latest
8 months ago
by
Martin Weidmann
Suggested Answer
SError interrupt due to LDAXRB instruction when disable cache on NXP ls1046a
0
Armv8-A
605
views
2
replies
Latest
8 months ago
by
Tony Tu
Answered
armv8 write-back cache
0
572
views
1
reply
Latest
8 months ago
by
Martin Weidmann
<
>