Arm Community
Site
Search
User
Site
Search
User
Groups
Research Collaboration and Enablement
DesignStart
Education Hub
Innovation
Open Source Software and Platforms
Forums
AI and ML forum
Architectures and Processors forum
Arm Development Platforms forum
Arm Development Studio forum
Arm Virtual Hardware forum
Automotive forum
Compilers and Libraries forum
Graphics, Gaming, and VR forum
High Performance Computing (HPC) forum
Infrastructure Solutions forum
Internet of Things (IoT) forum
Keil forum
Morello Forum
Operating Systems forum
SoC Design and Simulation forum
中文社区论区
Blogs
AI and ML blog
Announcements
Architectures and Processors blog
Automotive blog
Graphics, Gaming, and VR blog
High Performance Computing (HPC) blog
Infrastructure Solutions blog
Innovation blog
Internet of Things (IoT) blog
Operating Systems blog
Research Articles
SoC Design and Simulation blog
Tools, Software and IDEs blog
中文社区博客
Support
Arm Support Services
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Martin Weidmann
Questions
Profile
Achievements
Activity
Groups
Network
Blog Posts
Questions
Bookmarks
Jump...
Cancel
Answered
MRS [A/C]PSR latency armv8-a?
+1
Cortex-A9
Armv8-A
Cortex-A
3583
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Answered
Create own Fixed Virtual Platform
0
AEMv8 FVP
Custom SoC
SoC Designer
Fixed Virtual Platforms (FVPs)
9270
views
2
replies
Latest
over 5 years ago
by
Errno
Answered
Initial page table walk for secure/nonsecure accesses
+1
Armv8-A
Cortex-A
5866
views
3
replies
Latest
over 5 years ago
by
Vincent Siles
Answered
"CPSIE I"on an ARMv7A not changing the I bit in the CPSR register in USR mode - why?
+1
Cortex-A
Cortex-A8
4671
views
2
replies
Latest
over 5 years ago
by
Martin Weidmann
Answered
How interrupts are routed in EL3/EL2/EL1 mode
0
EL1
Generic Interrupt Controllers
EL3
EL2
ARMv8 Exception Model
Arm64
Interrupt
7691
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Answered
Where could I find a good start for studying Memory Types and Attributes as well as Monitors and semaphores ?
+1
AMBA
Cortex-M3
Cortex-M
2720
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Not Answered
GICR_WAKER.ChildrenAsleep conditions to go to 0x0, post PE power-up
0
GICv3/v4
System Controllers
Generic Interrupt Controller
6428
views
3
replies
Latest
over 5 years ago
by
Danish
Not Answered
Fast Model: Best way to model unaligned multiple register read/write
0
DS-5 Development Studio
Fast Models
5983
views
3
replies
Latest
over 5 years ago
by
Simon Inizan
Not Answered
How does device access work in AEMv8 models?
0
models
AXI
7019
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Not Answered
ARMv7 CortexA9 Cache Policy - No allocate ?
0
Armv7-A
Cortex-A9
Cache
Cortex-A
2794
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Not Answered
A9 Code after vector table
0
Cortex-A9
Cortex-A
TrustZone
8786
views
8
replies
Latest
over 5 years ago
by
42Bastian Schick
Answered
Why do we need atomicity in ARM Architecture?
0
Cortex-A
Armv8.1-A
8090
views
5
replies
Latest
over 5 years ago
by
daith
Answered
v8.2 Atomic Instructions
0
ARMv8.2-A
AArch64
Armv8.1-A
14627
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Answered
SMC flow on ARMv8
0
ARMv8 Exception Model
Armv8-A
6069
views
1
reply
Latest
over 5 years ago
by
Martin Weidmann
Answered
Cortex A9 (IMX6) : Enabling branch prediction aborts
+1
11987
views
10
replies
Latest
over 5 years ago
by
Gopu
<
>