Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Research Collaboration and Enablement
    • DesignStart
    • Education Hub
    • Innovation
    • Open Source Software and Platforms
  • Forums
    • AI and ML forum
    • Architectures and Processors forum
    • Arm Development Platforms forum
    • Arm Development Studio forum
    • Arm Virtual Hardware forum
    • Automotive forum
    • Compilers and Libraries forum
    • Graphics, Gaming, and VR forum
    • High Performance Computing (HPC) forum
    • Infrastructure Solutions forum
    • Internet of Things (IoT) forum
    • Keil forum
    • Morello Forum
    • Operating Systems forum
    • SoC Design and Simulation forum
    • 中文社区论区
  • Blogs
    • AI and ML blog
    • Announcements
    • Architectures and Processors blog
    • Automotive blog
    • Graphics, Gaming, and VR blog
    • High Performance Computing (HPC) blog
    • Infrastructure Solutions blog
    • Innovation blog
    • Internet of Things (IoT) blog
    • Operating Systems blog
    • Research Articles
    • SoC Design and Simulation blog
    • Tools, Software and IDEs blog
    • 中文社区博客
  • Support
    • Arm Support Services
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • Community Help
  • More
  • Cancel
Christopher Tory

Christopher Tory

Questions
  • Profile
  • Achievements
  • Activity
  • Groups
  • Network
  • Blog Posts
  • Questions
  • Bookmarks
  • Jump...
  • Cancel
  • Answered

    Justification for write-back of UniqueClean line for WriteEvictFull CHI opcode. +1

    • AMBA 5 CHI
    388 views
    2 replies
    Latest 3 months ago
     by nizam.ahmed
  • Suggested Answer

    AXI5 : Read data chunking 0

    617 views
    1 reply
    Latest 6 months ago
     by Christopher Tory
  • Suggested Answer

    AXI5 Atomic compare 0

    430 views
    1 reply
    Latest 6 months ago
     by Christopher Tory
  • Suggested Answer

    CA55 snoop response behavior when cache line is clean 0

    333 views
    1 reply
    Latest 6 months ago
     by Christopher Tory
  • Suggested Answer

    In CHI spec, if the Requester initial state is UD or SD, what the final cache state of a ReadClean transaction should be? +1

    578 views
    1 reply
    Latest 6 months ago
     by Christopher Tory
  • Suggested Answer

    CA55 snoop response behavior when cache line is clean 0

    626 views
    2 replies
    Latest 7 months ago
     by Christopher Tory
  • Not Answered

    CHI problem 0

    568 views
    1 reply
    Latest 7 months ago
     by Christopher Tory
  • Suggested Answer

    What should be the behavior of an AHB5 slave when HNONSEC=0? 0

    • AHB5
    1834 views
    1 reply
    Latest over 1 year ago
     by Christopher Tory
  • Suggested Answer

    ACE Snoop transactions from Master and Interconnect 0

    • ACE
    1483 views
    1 reply
    Latest over 1 year ago
     by Christopher Tory
  • Suggested Answer

    ACE Protocol: Why AC Snoop channel dont have ID,just like AR/AW channel？the meaning of deleted ID is what ? 0

    1515 views
    3 replies
    Latest over 1 year ago
     by Christopher Tory
  • Suggested Answer

    Cache coherency in big.little system. 0

    • Cache coherency
    11479 views
    1 reply
    Latest over 1 year ago
     by Christopher Tory
  • Suggested Answer

    ACE protocol barrier and dvm transactions 0

    2963 views
    2 replies
    Latest over 1 year ago
     by Schultz65
  • Suggested Answer

    CMO and Non-CMO transactions in CHI 0

    • AMBA 5 CHI
    3858 views
    2 replies
    Latest over 1 year ago
     by verif_engg
  • Suggested Answer

    Can anybody brief about all Read Transactions which CHI protocol provides 0

    • AMBA 5 CHI
    4067 views
    1 reply
    Latest over 1 year ago
     by Christopher Tory
  • Answered

    What's the purpose for WACK and RACK for ACE and what's the relationship with WVALID and RVALID ? 0

    • AMBA
    • ACE
    11497 views
    3 replies
    Latest over 1 year ago
     by Christopher Tory
>