Arm Community
Site
Search
User
Site
Search
User
Arm Community
Jump...
Cancel
New
More developer forums
No results could be found.
Related tags
AMBA
Armv8-A
Cortex-A
Cortex-M
Cortex-M4
GCC
Keil
Keil C166 Tools
Keil C251 Tools
Keil C51 Tools
Keil MDK
Linux
Mali-GPU
Microcontroller (MCU)
OpenGL ES
Forums
By name
By thread count
By last updated date
Descending
Ascending
Servers and Cloud Computing forum
The latest forum discussions about the Arm Servers and Cloud Computing ecosystem for cloud native edit to cloud application development and deployment.
101
questions
RE: ArmRAL: Wrong usage of k0 in LDPC rate matching
7 months ago
SoC Design and Simulation forum
The latest forum discussions for community-based support for System-on-Chip (SoC) and Arm simulation models.
709
questions
How to enable lumex FVP cache_state_model ? It seems slc cache could not be modelld?
13 hours ago
SystemReady Forum
The SystemReady forum covers all aspects of the Arm SystemReady compliance program, including associated specifications (BSA, SBSA, BBR), Architecture Compliance Suite (ACS) testing, and implementation considerations for pre-silicon and SystemReady bands.
15
questions
RE: How to run ARM ACS
6 months ago
恩智浦汽车电子MCU讨论区博
4
questions
RE: [TRK-KEA64使用经验分享] 开箱体验 亮瞎我的双眼
over 10 years ago
<
All questions in this Community
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions and discussions
Unread questions and discussions
Questions and discussions you've participated in
Questions and discussions you've started
Unanswered questions and discussions
Answered questions and discussions
Questions with suggested answers
Questions and discussions with no replies
Not Answered
What are the most tangible differences between an SSD controller with Cortex-R8 and Cortex-R5?
0
1715
views
1
reply
Latest
over 3 years ago
by
Martin Weidmann
Answered
Target Not connected after changing project name
0
Keil
1562
views
5
replies
Latest
over 3 years ago
by
Vrund
Answered
Modifying capability handling in CHERI ISA extension
+1
2568
views
2
replies
Latest
over 3 years ago
by
Ben Bond
Not Answered
How to enable AHCI and mount SATA disk on FVP_RevC-AEMv8A?
0
AEMv8 FVP
Fixed Virtual Platforms (FVPs)
946
views
0
replies
Started
over 3 years ago
by
icegrave0391
Suggested Answer
Disassembly on Debug
0
Debugging
733
views
1
reply
Latest
over 3 years ago
by
WestfW
Answered
OpenCL profiling for Mali GPU
+1
OpenCL
arm streamline
Arm Profiler
9492
views
7
replies
Latest
over 3 years ago
by
ran_guo
Answered
Download errors when trying to download a legacy compiler for Keil
+1
Keil MDK
Legacy products
University and Research
Arm Compiler 5
Legacy compilers
3242
views
3
replies
Latest
over 3 years ago
by
rkopsch
Not Answered
ARM CoreLink™︎ SMC-35x AXI Static Memory Controller Series IP
0
Microcontroller (MCU)
Static Memory Controllers
1276
views
1
reply
Latest
over 3 years ago
by
MCU lover
Not Answered
How does cache system work when Dual-Core Lockstep mode in Cortex-A76AE is activated.
0
Cortex-A76AE
1375
views
1
reply
Latest
over 3 years ago
by
Yiming Gan
Suggested Answer
AXI5 : Read data chunking
0
2823
views
1
reply
Latest
over 3 years ago
by
Christopher Tory
Suggested Answer
AXI5 Atomic compare
0
1558
views
1
reply
Latest
over 3 years ago
by
Christopher Tory
Suggested Answer
CA55 snoop response behavior when cache line is clean
0
1100
views
1
reply
Latest
over 3 years ago
by
Christopher Tory
Suggested Answer
In CHI spec, if the Requester initial state is UD or SD, what the final cache state of a ReadClean transaction should be?
+1
2777
views
1
reply
Latest
over 3 years ago
by
Christopher Tory
Not Answered
Build logs for ARM GNU toolchain
0
Cross compiling
Cross-platform tools
537
views
0
replies
Started
over 3 years ago
by
afs 2023
Answered
Improvement to RTE_Components.h
+1
2242
views
4
replies
Latest
over 3 years ago
by
rkopsch
<
>