• State Accepted Answer
  • Locked Locked
  • Replies 20 replies
  • Subscribers 23 subscribers
  • Views 10554 views
  • Users 0 members are here
2025 survey

We are running a survey to help us improve the experience for all of our members. If you see the survey appear, please take the time to tell us about your experience if you can.

Options
Related
How was your experience today?
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

trace - logic analyzer

ema vac

I'm using keil with STLINK, connected to a GD32F130C8.

I can see, in debug, by means of Watch, variables changing in real time.

Everything works fine.

Now I would like to enable trace, in order to see the evolution of a variable in time domain, thru logic analyzer.

I enabled trace flag on trace tab (setting menu), I set, on trace tab, the processor speed (72MHZ).

The problem is that logic analyzer doesn't show requested float variable, and on the bottom of the screen I read the sentence "Trace: No Synchronization".

The output of SystemCoreClock() function gives 72Mhz.

any hint?

Parents
  • 0 in reply to Andy Neil

    In the user manual of gd32 processor I can also read the following:

    The CortexTM-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by CortexTM-M3:
     Internal Bus Matrix connected with I-Code bus, D-Code bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
     Nested Vectored Interrupt Controller (NVIC)
     Flash Patch and Breakpoint (FPB)
     Data Watchpoint and Trace (DWT)
     Instrumentation Trace Macrocell (ITM)
     Serial Wire JTAG Debug Port (SWJ-DP)
     Trace Port Interface Unit (TPIU)

Reply
  • 0 in reply to Andy Neil

    In the user manual of gd32 processor I can also read the following:

    The CortexTM-M3 processor is based on the ARMv7 architecture and supports both Thumb and Thumb-2 instruction sets. Some system peripherals listed below are also provided by CortexTM-M3:
     Internal Bus Matrix connected with I-Code bus, D-Code bus, System bus, Private Peripheral Bus (PPB) and debug accesses (AHB-AP)
     Nested Vectored Interrupt Controller (NVIC)
     Flash Patch and Breakpoint (FPB)
     Data Watchpoint and Trace (DWT)
     Instrumentation Trace Macrocell (ITM)
     Serial Wire JTAG Debug Port (SWJ-DP)
     Trace Port Interface Unit (TPIU)

Children
No data