Hi I have simple question about lpc1788:
*. what's the maximum bit rate of LPC1788 SSP?
maybe it's duplicated question but I need to be sure because I wanna buy and design new board and SSP bit rate is critical for me
more than 30Mbps is OK for me.
thanks in advance
The CPSR divider needs to have a min value of 8 so with 120MHZ core clock you can get a max of 15MHz for the SSP clock.
Alex
The theoretical value differs greatly from the maximum allowed by real-world hardware. Issues with trace length, buffers along the way of the signals etc. might limits signal propogation. I have just finished a simulator project that uses SSP1 of a LPC1768 at 100 MHz but the SSP bus is limited to 12.5 MHz.
A max frequency limit may apply because of external factors like the PCB tracks you mention but you say that you have used a LPC1768 at 100 MHz but the SSP bus is limited to 12.5 MHz.
Why do you say limited, this is the max frequency based on specs for a core operating with 100MHZ, 100MHz/8=12.5MHz for the SSP clock
In this case it is; I was trying to demonstrate the necessity to consider factors other than the software itself.
View all questions in Keil forum