C51 Logic analyzer signal naming

Hi
With the logic analyzer is it possible to provide meaningful names, for example if i have digital signals for P1_0 and P1_1 the logic analyzer seems to truncate the names down to P1 for both. This makes it hard to read when multiple signals are defined.

Thanks

James

More questions in this forum