hi
i am trying to boot lpc3250 from emc (static memory cs0). using 2x16 parallel sst39lf800a. flash is programmed correctly (reading validation code 0x13579bd2 at 0xe0000000). but it is not booting. how to proceed further?
and i also had i doubt in my linker setting.
link.sct: --------
LR_ROM1 0xE0000000 0x00008000 { ; load region size_region ER_ROM1 0xE0000000 0x00008000 { ; load address = execution address *.o (RESET, +First) *(InRoot$$Sections) .ANY (+RO) } RW_IRAM1 0x08000000 0x00040000 { ; RW data .ANY (+RW +ZI) } }
is this correct?
"how to proceed further?"
Probably best to go back a step.
Get the Keil sample NOR bootloader code from:
\Keil4\ARM\Boards\Phytec\LPC3250\Bootloader_NOR
add some debug code (possibly by using a serial port) and try that.
"and i also had i doubt in my linker setting."
Any part in particular? If your actual scatter file looks the same as the way it appears in your post, then it's definitely wrong!
thanks for ur immediate response. yes. i am trying this bootloader (Keil\ARM\Boards\Phytec\LPC3250\Bootloader_NOR) code only. debug code also added via serial port. but not running.
my doubt in linker setting is start address of internal ram is
" RW_IRAM1 0x08000000 " or
" RW_IRAM1 0x00000000 " ?
i tried both. no improvement.
can u tell me what is the wrong in my linker file?
waiting for ur reply.
thanks in advance.
start address of internal ram
What does the user manual tell you?!
"can u tell me what is the wrong in my linker file?"
No. The mapping will in part depend upon how you've configured the startup file - Like whether you've selected REMAP of the internal RAM.
Chapter 34 of the LPC32x0 user manual describes the boot process very well.
First off, you need to determine whether it's getting into the 2nd level bootstrap code at all. So consider adding some debug to the startup code and see how far it's getting.
View all questions in Keil forum