<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.arm.com/utility/feedstylesheets/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>Master/slave bus arbitration for XC16x-devices</title><link>https://community.arm.com/developer/tools-software/tools/f/keil-forum/21391/master-slave-bus-arbitration-for-xc16x-devices</link><description> 
Has anybody used Master/slave bus arbitration for XC16x-devices
via HOLD, HLDA and BREQ? What problems can arise for this schematic?
We have working project with two XC167, connected via SPI. It works
well. But i think that common RAM may give us more</description><dc:language>en-US</dc:language><generator>Telligent Community 10</generator></channel></rss>