Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
c5, Instruction Fault Status Register
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1708 views
Users
0 members are here
Related
c5, Instruction Fault Status Register
Offline
Michail Bakunin
over 7 years ago
Note: This was originally posted on 5th January 2012 at http://forums.arm.com
I have implemented a MMU logic for the Cortex A8 on the BeagleBoard. It seems to work well. But after handling the first data abort and creating a page because no page is present right now, I am getting a prefetch abort with the State 1008 (hex) which means: b
x
01000 precise external abort, nontranslation (found at
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0344k/Bgbjhija.html
).
But I have no clue what that means. Can someone please give me some more information about this error? If you need more information don't hesitate to ask me.
Thanks in advance,
Michail
Offline
Michail Bakunin
over 7 years ago
Note: This was originally posted on 8th January 2012 at
http://forums.arm.com
Thank you for your quick response.
I just solved the problem. When I received an interrupt I did set the master table pointer to the kernel's master table address, but didn't set it back to the calling process' master table.
Cancel
Up
0
Down
Reply
Cancel
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 6th January 2012 at
http://forums.arm.com
It means that the address translation processor "succeeded". That is, the processor was able to read the translation table, and the entry marks the memory as read/executable.
But that when it then accessed the physical address specified by the translation table entry, the memory system returned an error.
Cancel
Up
0
Down
Reply
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Extended asm alternative for Arm Compiler 5 (memory barriers)
+1
Memory Management Unit (MMU)
Arm Assembly Language (ASM)
Arm Compiler 5
2200
views
1
reply
Latest
1 month ago
by
Ronan Synnott
Answered
Use Arm DS5 streamline performance analyzer on TX2
+1
2991
views
9
replies
Latest
1 month ago
by
ShirB
Answered
Problem with arm_cmplx_mag_f32()
+1
2514
views
2
replies
Latest
2 months ago
by
Vishal_Patel
Answered
Can anyone please help me on how evalution development studio 2020.1 work s and which compiler is needed and how it can be setup?
+1
2246
views
3
replies
Latest
2 months ago
by
Ronan Synnott
Answered
Can anyone tell me the difference between DSTREAM and DSTREAM-ST?
+1
2376
views
2
replies
Latest
2 months ago
by
Xiang
<
>
View all questions in Arm Development Studio forum