Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Cortex-R4 : does "dual-issued pairs" really improve performance ?
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
8 replies
Subscribers
127 subscribers
Views
2836 views
Users
0 members are here
Related
Cortex-R4 : does "dual-issued pairs" really improve performance ?
Offline
Christophe Beausoleil
over 7 years ago
Note: This was originally posted on 1st August 2011 at http://forums.arm.com
Hello,
Could someone help me to explain that behavior :
I use a sequence of 4096 instructions (target is TMS570/Cortex-R4F) :
movs r0,#1
str r0, [r8~#0]
movs r1,#2
str r1, [r8~#4]
movs r2,#3
str r3, [r8~#8]
...
When "dual-issue" mode is enabled (bits 28-31 of Auxiliary Control Register and bits 18-20 of Secondary Auxiliary Control Register are reset), this code (plus a few instructions bordering it) executes in 5162 clock cycles.
When "dual-issue" mode is disabled (same bits are set), this code executes in 4146 clock cycles !!!
I observe this phenomenon for both ARM and Thumb2 modes.
So when "dual-issue" mode is enabled, it seems that one pipeline stage is "sometimes" (once out of 4) waiting for dual words (thus introducing extra wait states) in order to process them by pairs, but I can't find any description of it.
Could someone help me to understand, please ? This is quite important for me, because I have to produce highly deterministic real-time software, and this kind of feature is hard to model...
Thanks for any help.
Best regards
Christophe
Parents
Offline
Christophe Beausoleil
over 7 years ago
Note: This was originally posted on 19th January 2012 at
http://forums.arm.com
Hello everybody,
No one to answer ? I am stil confused with those results...
Thanks
Best regards
Christophe
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Christophe Beausoleil
over 7 years ago
Note: This was originally posted on 19th January 2012 at
http://forums.arm.com
Hello everybody,
No one to answer ? I am stil confused with those results...
Thanks
Best regards
Christophe
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
1654
views
3
replies
Latest
6 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
1617
views
3
replies
Latest
7 days ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
4202
views
23
replies
Latest
20 days ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
3872
views
10
replies
Latest
26 days ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
3541
views
10
replies
Latest
27 days ago
by
Ronan Synnott
>
View all questions in Arm Development Studio forum