Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Cortex NVIC interrupt level and pulse type by software?
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
3471 views
Users
0 members are here
Related
Cortex NVIC interrupt level and pulse type by software?
Offline
richard payne
over 7 years ago
Note: This was originally posted on 22nd July 2011 at http://forums.arm.com
I have read the ARM document about Cortex-M3 (or M0) and it say it can be used as level sensetive or pulse (edge) interrupt within the NVIC controller. The problem that it rather vague on how to do this, if this is done by software.
I fails to see any kind of register within the NVIC or such that control the type of the interrupt (to select edge or level by adjusting the register bits). So something must be done by software within handler but again it vague in this field.
It say I need to refer to chip vendor to establish if this is level or pulse type (for example LPC17xx), how they make it fixed, was is done by H/W outside Cortex module or configured by software to NVIC?
I like to hear anyone having a way to make it edge or level trigger interrupt by software if this is possible,. If so please demonstrate within the handler code (if this control it) that the make it detect for level or pulse.
If this is level detect, I can hold interrupt active which goes to handler and disable it, until restore by external code for which it re-execute the handler. This is what I'm trying to do as this is the way to check if the external signal remain in active state, but it will not work if this is pulse detect type.
I'm not talking about GPIO. .
Parents
Offline
Joseph Yiu
over 7 years ago
Note: This was originally posted on 22nd July 2011 at
http://forums.arm.com
Hi there,
There is no need to program the NVIC to handle level interrupt or pulse interrupt. It automatically handle both types.
When there is a rising edge of the interrupt input, it set the pending status register, which cause the processor to service the interrupt if the interrupt is enabled. The pending status register is automatically cleared when the interrupt is seviced. Even the interrupt input is still high during the execution of the interrupt handler, it won't set the pending status again. Unless if the interrupt input go low and then go high again (another rising edge), then the pending status will be set.
When the interrupt handler exit, the pending status register samples the interrupt input again (automatically by hardware). So if the interrupt input is still high, it will set the pending status again and enter the interrupt handler again.
If the interrupt is a pulse, it set the pending status register, which remain high until the interrupt is serviced. After the interrupt service is completed and exit, the interrupt source is inactive and return to the thread level.
regards,
Joseph
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Joseph Yiu
over 7 years ago
Note: This was originally posted on 22nd July 2011 at
http://forums.arm.com
Hi there,
There is no need to program the NVIC to handle level interrupt or pulse interrupt. It automatically handle both types.
When there is a rising edge of the interrupt input, it set the pending status register, which cause the processor to service the interrupt if the interrupt is enabled. The pending status register is automatically cleared when the interrupt is seviced. Even the interrupt input is still high during the execution of the interrupt handler, it won't set the pending status again. Unless if the interrupt input go low and then go high again (another rising edge), then the pending status will be set.
When the interrupt handler exit, the pending status register samples the interrupt input again (automatically by hardware). So if the interrupt input is still high, it will set the pending status again and enter the interrupt handler again.
If the interrupt is a pulse, it set the pending status register, which remain high until the interrupt is serviced. After the interrupt service is completed and exit, the interrupt source is inactive and return to the thread level.
regards,
Joseph
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
ARM development studio with ARM Juno r2 board
0
Juno Arm Development Platform
Arm Development Studio
Products
Arm Support
9042
views
2
replies
Latest
5 months ago
by
Ronan Synnott
Answered
"Unable to execute remote query (response code 503) " issue
0
8678
views
1
reply
Latest
5 months ago
by
Ronan Synnott
Answered
Where can I download DS-5 hardware firmware??
+1
8119
views
1
reply
Latest
5 months ago
by
Ronan Synnott
Not Answered
freeRTOS demo DS-5 ERROR(CMD360) when trying to debug
+1
13420
views
12
replies
Latest
6 months ago
by
tolc
Answered
ubuntu - How to uninstall Arm Development studio and all its requirements
0
Arm Development Studio
9069
views
1
reply
Latest
6 months ago
by
Jonathan Simmonds
<
>
View all questions in Arm Development Studio forum