Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Control MMU for TrustZone
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
9 replies
Subscribers
126 subscribers
Views
5177 views
Users
0 members are here
Related
Control MMU for TrustZone
Offline
thiet pv
over 7 years ago
Note: This was originally posted on 20th July 2011 at http://forums.arm.com
Dear all,
I am a new bie about TrustZone. I arm learning the effect of TrustZone to MMU. I have some problems about the mechanism to manage secure/non-secure region by MMU.
Please help me to understand about them.
My dubious point described as below:
When translation virtual address to physical address, system will use TLB table. I know that, when have a miss occur on TLB, it will find physical page from page table.
From table index of virtual address and table base address, will have first-level descriptor, the first-level descriptor will be input for page table to get physical page table from page table
then fill it to TLB table.
If page table miss, it will find physical page form external memory (RAM) and fill it to page table with it's attribute.
So when cpu stay in secure world, and access to secure physical memory
How to know the address that cpu access include secure physical memory region or no-secure physical memory region?
How to partition the physical memory into secure and non-secure regions?
and if know secure attribute of secure region then
How to fill secure attribute to page table?
Please help me.
Thank you very much,
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
13457
views
23
replies
Latest
4 months ago
by
Boon Khai
Answered
DS-5 connect fail when cortex-r5 is in lock-step mode
+1
11225
views
10
replies
Latest
5 months ago
by
Stuart Hirons
Answered
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
+1
10775
views
10
replies
Latest
5 months ago
by
Ronan Synnott
Answered
Debugging kernel: OS support not working for Linux 5.4
+1
Kernel Developers
External Hardware Debug
Debugger
9649
views
5
replies
Latest
5 months ago
by
sgoldschmidt
Answered
DS-5 bare metal wait error after run "debug"
+1
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
32544
views
14
replies
Latest
5 months ago
by
prasadghole
<
>
View all questions in Arm Development Studio forum