Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Sample for CP15 C0
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
3 replies
Subscribers
126 subscribers
Views
1393 views
Users
0 members are here
Related
Sample for CP15 C0
Offline
Jeff Kirkham
over 7 years ago
Note: This was originally posted on 30th March 2011 at http://forums.arm.com
I can't see how to use CP 15 various registers. Does anyone have a snippet that retrieves the implementer or perhaps the cache info from the CPU using CP15?
Offline
Jeff Kirkham
over 7 years ago
Note: This was originally posted on 14th April 2011 at
http://forums.arm.com
Actually I was looking for code that can give me the cache size, line size, associativity, type and level. This needs to run in user mode on Cortex A9. I get the impression from the docs that what I want is not available in user mode.
Cancel
Up
0
Down
Reply
Cancel
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 5th April 2011 at
http://forums.arm.com
The ARM ARM gives an example cache clean routine which uses the CP15 registers to work out how much cache there is to clean. Would that do?
Cancel
Up
0
Down
Reply
Cancel
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 15th April 2011 at
http://forums.arm.com
Correct - cache setup and maintenance operations are only available from privileged mode.
What are you actually trying to do in user space that needs this information? Cache line length is important to know if you are dealing with a hardware peripheral - but because a hardware device typically needs a privileged device driver, then adding a query to the driver to get the line length is the common method.
Cancel
Up
0
Down
Reply
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
13457
views
23
replies
Latest
4 months ago
by
Boon Khai
Answered
DS-5 connect fail when cortex-r5 is in lock-step mode
+1
11225
views
10
replies
Latest
5 months ago
by
Stuart Hirons
Answered
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
+1
10775
views
10
replies
Latest
5 months ago
by
Ronan Synnott
Answered
Debugging kernel: OS support not working for Linux 5.4
+1
Kernel Developers
External Hardware Debug
Debugger
9649
views
5
replies
Latest
5 months ago
by
sgoldschmidt
Answered
DS-5 bare metal wait error after run "debug"
+1
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
32544
views
14
replies
Latest
5 months ago
by
prasadghole
<
>
View all questions in Arm Development Studio forum