Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM926ejs MMU problem
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
3 replies
Subscribers
127 subscribers
Views
2102 views
Users
0 members are here
Related
ARM926ejs MMU problem
Offline
Prasanna Barve
over 7 years ago
Note: This was originally posted on 17th December 2010 at http://forums.arm.com
I am working on an ARM926ejs core (Fiujitsu) with Linux as the OS.
I am trying to disable the MMU and re enable it again. I read lot of articles on the net and tried to follow the same procedure:
1. Invalidate D-cache (and I-cache)
2. Invalidated TLB
3. Disable MMU
however, I observed that as soon as I turned OFF the MMU the system got stuck, but if I run the same code without disabling the MMU, it works fine.
I want to know what exactly is going wrong after the MMU is disabled?
Following is the code snipped I used to disable the MMU:
/* The Instruction and Data Cache are disabled:: code not pasted here */
mov r0,#0
/* Invalidate TLB */
mcr p15, 0, r0, c8, c7, 0
#if 1
nop
mcr p15, 0, r2, c1, c0, 0 /* Disable MMU */
mov r2,r2 /* these could be in pipeline with MVA */
mov r2,r2 /* these could be in pipeline with MVA */
mov r2,r2 /* these could be in pipeline with MVA */
mov pc,r10 /* jump to Enable MMU: this could be the actual PA to jump */
#endif
I tried to disable the "Instruction Prefetch" in the co-processor c15 register. I've been struggling to get this to work for the past one month and unable to get the desired outcome.
If there's anyone who could help me solve this, I would greatly appreciate.
Parents
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 17th December 2010 at
http://forums.arm.com
You do not have to invalidate the TLB before disabling the MMU, but you may need to do so before re-enabling. On the cache side, you need to clean the data cache before the MMU is disabled, and invalidate the caches before re-enabling the MMU,
I have a dim memory that to disable the MMU the code that does so must be flat mapped (VA==PA).
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 17th December 2010 at
http://forums.arm.com
You do not have to invalidate the TLB before disabling the MMU, but you may need to do so before re-enabling. On the cache side, you need to clean the data cache before the MMU is disabled, and invalidate the caches before re-enabling the MMU,
I have a dim memory that to disable the MMU the code that does so must be flat mapped (VA==PA).
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
DS52020.0 connection to Musca-A/B boards not working
0
Arm Development Studio
Musca-A
33
views
0
replies
Started
3 hours ago
by
Daniel Oliveira
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
1656
views
3
replies
Latest
7 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
1620
views
3
replies
Latest
7 days ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
4202
views
23
replies
Latest
20 days ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
3873
views
10
replies
Latest
27 days ago
by
Stuart Hirons
>
View all questions in Arm Development Studio forum