Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
[ARM926EJS] improve write miss
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
8 replies
Subscribers
126 subscribers
Views
2249 views
Users
0 members are here
Related
[ARM926EJS] improve write miss
Offline
stanley shih
over 7 years ago
Note: This was originally posted on 5th October 2010 at http://forums.arm.com
Hello experts,
The platform I am using is ARM926EJS. Cache policy is write-back and only read-allocate.
From the profile result, the program I want to optimize has too many write misses (write buffer refill)
Can anyone give me some guidelines or tricks to improve my program? thanks.
BR,
Stanley
Parents
Offline
Scott Douglass
over 7 years ago
Note: This was originally posted on 11th October 2010 at
http://forums.arm.com
> Will STM make all store write to the same write buffer entry?
The [url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0198e/I31031.html
"]write buffer on the 926[/url] can queue up 16 data words at 4 addresses. An STR (or STRH or STRB) that misses the cache (or is uncacheable) will use one data word and one address. An STM of N registers will use N data words and one address.
Depending on your memory system, there may also be some benefit to using STM of 4 or 8 registers since that will allow the 926 to use [url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0198e/Cacjgjec.html
"]bursts on the external AHB bus[/url].
> Does write order affect the performance if the data in the cache or not in the cache?
I think I'm going to retract my "consecutive ascending addresses" comment. I was imagining a difference between consecutive ascending addresses and consecutive decending addresses, but I'm not sure it makes any difference, especially without write allocate (and maybe even with). For writes that miss the cache, except for the STM comments above, I don't think it will make any difference on the 926 (since it's not merging writes).
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Scott Douglass
over 7 years ago
Note: This was originally posted on 11th October 2010 at
http://forums.arm.com
> Will STM make all store write to the same write buffer entry?
The [url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0198e/I31031.html
"]write buffer on the 926[/url] can queue up 16 data words at 4 addresses. An STR (or STRH or STRB) that misses the cache (or is uncacheable) will use one data word and one address. An STM of N registers will use N data words and one address.
Depending on your memory system, there may also be some benefit to using STM of 4 or 8 registers since that will allow the 926 to use [url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0198e/Cacjgjec.html
"]bursts on the external AHB bus[/url].
> Does write order affect the performance if the data in the cache or not in the cache?
I think I'm going to retract my "consecutive ascending addresses" comment. I was imagining a difference between consecutive ascending addresses and consecutive decending addresses, but I'm not sure it makes any difference, especially without write allocate (and maybe even with). For writes that miss the cache, except for the STM comments above, I don't think it will make any difference on the 926 (since it's not merging writes).
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Problem with arm_cmplx_mag_f32()
+1
2359
views
2
replies
Latest
1 month ago
by
Vishal_Patel
Answered
Can anyone please help me on how evalution development studio 2020.1 work s and which compiler is needed and how it can be setup?
+1
2147
views
3
replies
Latest
1 month ago
by
Ronan Synnott
Answered
Can anyone tell me the difference between DSTREAM and DSTREAM-ST?
+1
2320
views
2
replies
Latest
1 month ago
by
Xiang
Not Answered
Would you be interested in a VScode extension to handle ARM toolchain?
0
2028
views
0
replies
Started
1 month ago
by
vix
Answered
How to view SFRs in DS during debugging?
+1
2717
views
1
reply
Latest
2 months ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum