<?xml version="1.0" encoding="UTF-8" ?>
<?xml-stylesheet type="text/xsl" href="https://community.arm.com/utility/feedstylesheets/rss.xsl" media="screen"?><rss version="2.0" xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:slash="http://purl.org/rss/1.0/modules/slash/" xmlns:wfw="http://wellformedweb.org/CommentAPI/"><channel><title>RVD ICE CM3 ROM Table</title><link>https://community.arm.com/developer/tools-software/tools/f/armds-forum/752/rvd-ice-cm3-rom-table</link><description> Note: This was originally posted on 16th June 2010 at http://forums.arm.com Hi, I am trying to work with a CM3 implemented in Xilinx FPGA and I am trying to connect it through RVD ICE. I do not want to connect it through CoreSight Modules as the my CM3</description><dc:language>en-US</dc:language><generator>Telligent Community 10</generator><item><title>RE: RVD ICE CM3 ROM Table</title><link>https://community.arm.com/thread/2008?ContentTypeID=1</link><pubDate>Wed, 11 Sep 2013 11:01:13 GMT</pubDate><guid isPermaLink="false">dd9e70c8-6d3c-4c71-b136-2456382a7b5c:7f9d96bd-1a93-4290-88d7-20ade3acb44a</guid><dc:creator>Joseph Yiu</dc:creator><description>&lt;div&gt;&lt;i&gt;Note: This was originally posted on 18th June 2010 at &lt;a href="http://forums.arm.com"&gt;http://forums.arm.com&lt;/a&gt;&lt;/i&gt;&lt;br /&gt;&lt;br /&gt;&lt;span&gt;Hi there,&lt;/span&gt;&lt;br /&gt;&lt;span&gt;Not sure what you mean by &amp;quot;my CM3 core does not have it (CoreSight Modules)&amp;quot;.&lt;/span&gt;&lt;br /&gt;&lt;span&gt;The Cortex-M3 design included the SWJ-DP and ROM table, so unless it has been removed by the designer, you should be able to access it easily.&lt;/span&gt;&lt;br /&gt;&lt;span&gt;I would suggest you to contact ARM support team so that we can understand what system design configuration you are using and see what can be done to resolve the problem.&lt;/span&gt;&lt;br /&gt;&lt;span&gt;regards,&lt;/span&gt;&lt;br /&gt;&lt;span&gt;Joseph&lt;/span&gt;&lt;/div&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item><item><title>RE: RVD ICE CM3 ROM Table</title><link>https://community.arm.com/thread/2010?ContentTypeID=1</link><pubDate>Wed, 11 Sep 2013 11:01:13 GMT</pubDate><guid isPermaLink="false">dd9e70c8-6d3c-4c71-b136-2456382a7b5c:c1a96be7-a587-4fbe-bf98-604414d3c219</guid><dc:creator>Rythums Swar</dc:creator><description>&lt;div&gt;&lt;i&gt;Note: This was originally posted on 18th June 2010 at &lt;a href="http://forums.arm.com"&gt;http://forums.arm.com&lt;/a&gt;&lt;/i&gt;&lt;br /&gt;&lt;br /&gt;&lt;blockquote&gt;Hi there,&lt;br /&gt;Not sure what you mean by &amp;quot;my CM3 core does not have it (CoreSight Modules)&amp;quot;.&lt;br /&gt;The Cortex-M3 design included the SWJ-DP and ROM table, so unless it has been removed by the designer, you should be able to access it easily.&lt;br /&gt;I would suggest you to contact ARM support team so that we can understand what system design configuration you are using and see what can be done to resolve the problem.&lt;br /&gt;regards,&lt;br /&gt;Joseph&lt;/blockquote&gt;&lt;br /&gt;&lt;span&gt;Hi Joseph,&lt;/span&gt;&lt;br /&gt;&lt;br /&gt;&lt;span&gt;Thanks for your reply I have contacted ARM Support now.&lt;/span&gt;&lt;br /&gt;&lt;br /&gt;&lt;span&gt;What I ment was in a normal scenario after connecting JTAG and you have ARMCS-DP visible in the JTAG chain, the next step is to read the CoreSight ROM table. I was getting error for that, after digging in the subject I had a doubt like the ROM table inside the CM3 is not the CoreSight one and it is its own CM3 ROM table.The CoreSight DAP component may not support that.&lt;/span&gt;&lt;br /&gt;&lt;span&gt;Thanks&lt;/span&gt;&lt;br /&gt;&lt;span&gt;- Ryth&lt;/span&gt;&lt;/div&gt;&lt;div style="clear:both;"&gt;&lt;/div&gt;</description></item></channel></rss>