Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Interrupt priority levels:
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1560 views
Users
0 members are here
Related
Interrupt priority levels:
Offline
David Clark
over 7 years ago
Note: This was originally posted on 16th June 2010 at http://forums.arm.com
I feel this is probably documented somewhere, but I'm failing to find it, so here goes.
Let's say I have 2 interrupts/exceptions at the same priority level, and let's say they're both masked (due to PRIMASK, due to BASEPRI, etc...)
Let's say they both become pended, but they don't fire, because they're masked.
Now let's say the interrupts are unmasked simultaneously. What determines which interrupt will fire first?
Is there a table with a "pecking order" somewhere in the ARM documentation?
Does it depend on which arrived first? (Very unlikely)
Is it random / undefined? (Also extremely unlikely)
Just wondering how to understand what will happen in such a scenario.
As a more concrete example, I'm sitting here looking at a table showing the SVC exception at slot 11, and the PendSV exception at the "lower" slot 14; let's say:
they're both configured to be a certain level, the same level (let's say 0x80)
BASEPRI is now set to 0x40
Both PendSV and SVC become pending
BASEPRI is adjused back to 0
Is it clear in this scenario which exception handler will run first?
Thank you.
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Link a pure binary file to image with scatter file
0
7307
views
3
replies
Latest
2 months ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
11916
views
23
replies
Latest
2 months ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
10032
views
10
replies
Latest
3 months ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
9754
views
10
replies
Latest
3 months ago
by
Ronan Synnott
Suggested Answer
Debugging kernel: OS support not working for Linux 5.4
0
Kernel Developers
External Hardware Debug
Debugger
8718
views
5
replies
Latest
3 months ago
by
sgoldschmidt
<
>
View all questions in Arm Development Studio forum