Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Cacheable setting in TTBR and Page descriptors
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
4 replies
Subscribers
127 subscribers
Views
2738 views
Users
0 members are here
Related
Cacheable setting in TTBR and Page descriptors
Offline
KyongHo Cho
over 7 years ago
Note: This was originally posted on 24th February 2010 at http://forums.arm.com
Hi there!
While reading the ARMv7-AR reference manual,
we have to configure cacheable settings on both of TTB registers and page descriptors.
The followings list same settings in TTBR and page descriptors:
S : shareable
RGN / TEX,C,B : inner and outer cacheable
As I know, TEX, C, B and S bits in the page descriptors are applied to the page described by the page descriptor.
I guess the meaning of S and RGN bits in TTBR as below:
1. those bits are not the settings for pages related to the TTBR but for page tables themselves.
But I don't think this is correct because there is already a cache for page tables, TLB.
2. those bits are the settings for the whole address space of a task whose page table is
referenced by the current TTBR. Cacheability and shareability settings in the page descriptors
override that settings in TTBR.
Thank you in advance!;
Parents
Offline
KyongHo Cho
over 7 years ago
Note: This was originally posted on 25th February 2010 at
http://forums.arm.com
Thank you for your reply!
According to your answer, D-cache is used when MMU does translation table walk and when O/S manages page tables.
Are the RGN and S fields in TTBR applied to the both cases?
When looking into the source code of Linux,
O/S just writes a page descriptor to a virtual memory address as a ordinary data.
I thought that means RGN is not applied to this case.
If D-cache is also used by MMU while translation table walk,
are multiple page descriptors cached in D-cache and a page descriptor is cached in TLB whenever it is required?
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
KyongHo Cho
over 7 years ago
Note: This was originally posted on 25th February 2010 at
http://forums.arm.com
Thank you for your reply!
According to your answer, D-cache is used when MMU does translation table walk and when O/S manages page tables.
Are the RGN and S fields in TTBR applied to the both cases?
When looking into the source code of Linux,
O/S just writes a page descriptor to a virtual memory address as a ordinary data.
I thought that means RGN is not applied to this case.
If D-cache is also used by MMU while translation table walk,
are multiple page descriptors cached in D-cache and a page descriptor is cached in TLB whenever it is required?
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
1552
views
3
replies
Latest
6 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
1451
views
3
replies
Latest
7 days ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
4034
views
23
replies
Latest
20 days ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
3707
views
10
replies
Latest
26 days ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
3374
views
10
replies
Latest
27 days ago
by
Ronan Synnott
>
View all questions in Arm Development Studio forum