Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Cacheable setting in TTBR and Page descriptors
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
4 replies
Subscribers
127 subscribers
Views
2738 views
Users
0 members are here
Related
Cacheable setting in TTBR and Page descriptors
Offline
KyongHo Cho
over 7 years ago
Note: This was originally posted on 24th February 2010 at http://forums.arm.com
Hi there!
While reading the ARMv7-AR reference manual,
we have to configure cacheable settings on both of TTB registers and page descriptors.
The followings list same settings in TTBR and page descriptors:
S : shareable
RGN / TEX,C,B : inner and outer cacheable
As I know, TEX, C, B and S bits in the page descriptors are applied to the page described by the page descriptor.
I guess the meaning of S and RGN bits in TTBR as below:
1. those bits are not the settings for pages related to the TTBR but for page tables themselves.
But I don't think this is correct because there is already a cache for page tables, TLB.
2. those bits are the settings for the whole address space of a task whose page table is
referenced by the current TTBR. Cacheability and shareability settings in the page descriptors
override that settings in TTBR.
Thank you in advance!;
Parents
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 24th February 2010 at
http://forums.arm.com
You are correct that the TLBs are caches, they cache recently used translataions. The RGN:S:C bits control whether the data cache is used for table walks. So when the MMU has to read the pagetables to perform a translation - will it look in the data cache?
Why do this? Well, the page tables are really just data. So if you were to modify the page tables (e.g. due to demand paging), this would be a data operation. If the region is marked as cacheable, then it is likely the modifications are in the data cache. Previous generations of ARMs could not check the D cache when doing a MMU table walk. So you _had_ to do a D cache clean. With the Cortex family, you can use the additional bits in the TTBRs to decide whether to check the caches or not.
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 24th February 2010 at
http://forums.arm.com
You are correct that the TLBs are caches, they cache recently used translataions. The RGN:S:C bits control whether the data cache is used for table walks. So when the MMU has to read the pagetables to perform a translation - will it look in the data cache?
Why do this? Well, the page tables are really just data. So if you were to modify the page tables (e.g. due to demand paging), this would be a data operation. If the region is marked as cacheable, then it is likely the modifications are in the data cache. Previous generations of ARMs could not check the D cache when doing a MMU table walk. So you _had_ to do a D cache clean. With the Cortex family, you can use the additional bits in the TTBRs to decide whether to check the caches or not.
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Debugging kernel: OS support not working for Linux 5.4
0
Kernel Developers
External Hardware Debug
Debugger
3034
views
5
replies
Latest
1 month ago
by
sgoldschmidt
Suggested Answer
DS-5 bare metal wait error after run "debug"
0
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
24520
views
14
replies
Latest
1 month ago
by
prasadghole
Suggested Answer
ARM development studio with ARM Juno r2 board
0
Juno Arm Development Platform
Arm Development Studio
Products
Arm Support
2970
views
2
replies
Latest
1 month ago
by
Ronan Synnott
Answered
"Unable to execute remote query (response code 503) " issue
0
2933
views
1
reply
Latest
1 month ago
by
Ronan Synnott
Not Answered
Where can I download DS-5 hardware firmware??
0
2684
views
1
reply
Latest
1 month ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum