Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Basic AHB doubts....need help
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
4 replies
Subscribers
127 subscribers
Views
1735 views
Users
0 members are here
Related
Basic AHB doubts....need help
Offline
kireeti kireeti
over 7 years ago
Note: This was originally posted on 26th November 2009 at http://forums.arm.com
Hello All,
i have been going through AHB spec from two weeks and i am stuck (a little confused)with some basic issues.
1)Is the address in burst is incremented by Master logic of AHB or is it from Processor (Main Master)
2)Page 3-5 Paragraph4 "The address cannot be extended and therefore all slaves must sample the address during this time. The data, however, can be extended using the HREADY signal. When LOW this signal causes wait states to be inserted into the transfer and allows extra time for the slave to provide or sample data." But any figure i see with Data phase extended with the help of HREADY there is also Address phase of the next transfer extended.My understanding is that Processor (Main Master) which is connected to AHB Master gives Address once but AHB Master extends the address phase and doesn't take another address from Processor (Main Master).Is this right or is it something that i am missing.
3)Example : @ fourth posedge clock the MASTER sees HREADY as high and HRESP as OKAY and keeps the address and control signals in the same clock.Now this HREADY and HRESP denotes the condition for the previous transfer ?
4)What is the main function of HSEL.There is not much given about it in the Spec.
Thanks
Parents
Offline
kireeti kireeti
over 7 years ago
Note: This was originally posted on 27th November 2009 at
http://forums.arm.com
Thanks Sim,
But
1)I couldn't get it right.An example to take in a burst of INCR4 and Halfword the Master gives address of 34.Is it the responsibility of Master logic or Slave logic to increment the address. (34-36-38-3A)
3)can you please elaborate this (HREADY + HRESP correspond to the HADDR when HREADY was last high) with a figure explanation from the spec.
thanks
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
kireeti kireeti
over 7 years ago
Note: This was originally posted on 27th November 2009 at
http://forums.arm.com
Thanks Sim,
But
1)I couldn't get it right.An example to take in a burst of INCR4 and Halfword the Master gives address of 34.Is it the responsibility of Master logic or Slave logic to increment the address. (34-36-38-3A)
3)can you please elaborate this (HREADY + HRESP correspond to the HADDR when HREADY was last high) with a figure explanation from the spec.
thanks
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Debugging kernel: OS support not working for Linux 5.4
0
Kernel Developers
External Hardware Debug
Debugger
3032
views
5
replies
Latest
1 month ago
by
sgoldschmidt
Suggested Answer
DS-5 bare metal wait error after run "debug"
0
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
24515
views
14
replies
Latest
1 month ago
by
prasadghole
Suggested Answer
ARM development studio with ARM Juno r2 board
0
Juno Arm Development Platform
Arm Development Studio
Products
Arm Support
2967
views
2
replies
Latest
1 month ago
by
Ronan Synnott
Answered
"Unable to execute remote query (response code 503) " issue
0
2930
views
1
reply
Latest
1 month ago
by
Ronan Synnott
Not Answered
Where can I download DS-5 hardware firmware??
0
2682
views
1
reply
Latest
1 month ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum