Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Testing Data Cache of ARM926EJ-S
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1395 views
Users
0 members are here
Related
Testing Data Cache of ARM926EJ-S
Offline
mel mel
over 7 years ago
Note: This was originally posted on 26th November 2009 at http://forums.arm.com
Hi,
I have an issue testing data cache for ARM926EJ-S used by AT91SAM9XE and AT91SAM9G20.
As you know, AT91SAM9XE has the flash memory and in this case I'm trying to test data cache of the architecture, in these conditions:
1. MMU and Page Table enabled
2. Round Robin replacement enabled
3. The code of the main program is loaded in the flash memory
4. The data pattern for the test are read and written in SDRAM
Under these conditions the result of the test for data cache is good.
When I use the AT91SAM9G20, that no have flash memory on board, I'm constrained to load the code of the main program in another memory.
In the first case I choose to load the main program, in the SDRAM, and I try to test data cache of the architecture, in these conditions:
1. MMU and Page Table enabled
2. Round Robin replacement enabled
3. The code of the main program is loaded in SDRAM
4. The data pattern for the test are read and written in SDRAM
The result in this case is a cache fault.
In the second mode of AT91SAM9G20, I choose to load the code of main program in one of the two SRAM region, while the data pattern are read and written always in SDRAM.
Well, in this case, the same test works properly.
I want to know if someone have this problem and why if I load in the same memory (SDRAM) instructions and data, the test fails.
Is there a particular reason?
Thanks in advance for your help
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Forum FAQs
0
ARM Community
2521
views
0
replies
Started
1 month ago
by
Annie Cracknell
Not Answered
Use Arm DS5 streamline performance analyzer on TX2
0
1070
views
4
replies
Latest
3 days ago
by
ShirB
Not Answered
index are changing with the voltage apply to the adc
0
219
views
0
replies
Started
3 days ago
by
Vishal_Patel
Not Answered
Extended asm alternative for Arm Compiler 5 (memory barriers)
0
Memory Management Unit (MMU)
Arm Assembly Language (ASM)
Arm Compiler 5
225
views
0
replies
Started
6 days ago
by
StoneCold
Not Answered
Problem with arm_cmplx_mag_f32()
0
892
views
2
replies
Latest
11 days ago
by
Vishal_Patel
>
View all questions in Arm Development Studio forum