Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM shifting instruction with register shift length
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1441 views
Users
0 members are here
Related
ARM shifting instruction with register shift length
Offline
pgbackup pgbackup
over 7 years ago
Note: This was originally posted on 26th October 2009 at http://forums.arm.com
Hi,
For fun, I'm trying to write RTL for my own processor implementing the ARM v4 ISA. I have a question regarding the ARM shifting operation. In one of the addressing mode, I see that it is possible to get the shift length from a "fourth" register RS. (RN= first operand, RM=second operand, RD = destination). Thus, RM will be shifted depending upon the value of RS[7:0].
My question is how is this done? All the docs/books that I have been reading indicate that the register file has two read ports/one write ports for all register and three read/two write ports for the PC counter (r15). In the floor plan of the book by Furber, I see only a PC bus, A/B bus, and ALU result bus. The only way I can think about getting RS is the register file will have to have another port for this third operand in the register access stage. However, its seems that this port will only be utilized by the shifting operation and never be used in other instructions. Is there something I'm missing here?
I was thinking of implementing the class 5 stage pipeline except break down the execute into two stage: shift operand calculation + ALU. Thanks for any information.
Kind regards.
Parents
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 27th October 2009 at
http://forums.arm.com
You have an interesting idea of fun.
You might have to split the operation over two cycles. You could check the cycle timings in the ARM TRMs, this might give indication of whether they use this approach.
Just an observation, but you might find that the architecture is protected by various patents.
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 27th October 2009 at
http://forums.arm.com
You have an interesting idea of fun.
You might have to split the operation over two cycles. You could check the cycle timings in the ARM TRMs, this might give indication of whether they use this approach.
Just an observation, but you might find that the architecture is protected by various patents.
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Dual-core debugging in DS
0
5677
views
2
replies
Latest
2 months ago
by
Ivan Savvateev
Answered
DS52020.0 connection to Musca-A/B boards not working
+1
Arm Development Studio
Musca-A
7455
views
4
replies
Latest
2 months ago
by
Daniel Oliveira
Answered
Positioning a function in a Position Independent Executable for ARMV8
+1
8024
views
3
replies
Latest
3 months ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
8003
views
3
replies
Latest
3 months ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
13104
views
23
replies
Latest
3 months ago
by
Boon Khai
<
>
View all questions in Arm Development Studio forum