Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Cortex M3 - how to enter Privileged Mode?
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
3 replies
Subscribers
127 subscribers
Views
4619 views
Users
0 members are here
Related
Cortex M3 - how to enter Privileged Mode?
Offline
Sebastian Gaertner
over 7 years ago
Note: This was originally posted on 15th July 2009 at http://forums.arm.com
Hi,
I try to get an implementation that disables all interrupts up to an specific level. I use the BASEPRI for this.
However the disabling doesnt work, all interrupts are passing through like before.
At the moment of entering the disabling function the CONTROL register is "0x00".
Now what means 0x00? The Cortex TRM says
CONTROL[0] = 0 is user mode and
CONTROL[0] = 1 is privileged mode.
And the book "The Definitive Guide to the Arm Cortex-M3" says it mixed up:
CONTROL[0] = 1 is user mode and
CONTROL[0] = 0 is privileged mode.
I expect the information in the TRM is the right... is it?
I wonder why my debugger is showing the CONTROL = 0x00 at reset of the device. Should not normally the device start in privileged mode?
Does anyone work with a Cortex M3 and can confirm that?
Parents
Offline
guestposter guestposter
over 7 years ago
Note: This was originally posted on 16th July 2009 at
http://forums.arm.com
Thanks. I checked our support system and found that it is
a known documentation errata on the r1p1 TRM.
regards,
Joseph
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
guestposter guestposter
over 7 years ago
Note: This was originally posted on 16th July 2009 at
http://forums.arm.com
Thanks. I checked our support system and found that it is
a known documentation errata on the r1p1 TRM.
regards,
Joseph
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
1391
views
3
replies
Latest
4 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
1414
views
3
replies
Latest
5 days ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
3964
views
23
replies
Latest
17 days ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
3658
views
10
replies
Latest
24 days ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
3347
views
10
replies
Latest
25 days ago
by
Ronan Synnott
>
View all questions in Arm Development Studio forum