Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM1176 boot code issue
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
3 replies
Subscribers
127 subscribers
Views
1846 views
Users
0 members are here
Related
ARM1176 boot code issue
Offline
sathishpkumar sathishpkumar
over 7 years ago
Note: This was originally posted on 5th June 2009 at http://forums.arm.com
Hi
I got an issue while writing the ARM1176 bootcode.
I used DCI 0xE1600071 instruction to switch from secure priviliged mode to monitor mode.
After ARM executed this instruction , tarmac.log file is not updated i.e., ARM is not switching to monitor mode but r14_mon and spsr_mon is updated
please let me know what could be the issue
Thanks,
Sathish
Offline
sathishpkumar sathishpkumar
over 7 years ago
Note: This was originally posted on 5th June 2009 at
http://forums.arm.com
hi isogen
yeah i programmed monitor vector base address to 0x20
so when arm executes SMI instruction, it has to jump to 0x28(base address + exception handler)
but it is not happening .
even arm in not in infinite loop as u said..
in my case ARM is not executing any instruction after this..
one more question.. why we need to program the stack of the monitor mode before executing SMI??
--
Sathish
Cancel
Up
0
Down
View discussion
Cancel
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 5th June 2009 at
http://forums.arm.com
Have you programmed up the monitor mode vector table, stack register, etc before executing the SMC?
If you haven't reprogrammed the monitor vector base address then you may just be jumping to faulting memory - which causes the core to fault and jump to the monitor mode vector address - i.e. infinite loop.
The Secure World can modify CPSR directly to switch in to monitor mode to perform this initial setup.
Cancel
Up
0
Down
View discussion
Cancel
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 9th June 2009 at
http://forums.arm.com
> one more question.. why we need to program the stack of the monitor mode before executing SMI??
Just like most of the other exception modes in ARM, monitor has a local stack pointer stored in r13_mon. If you monitor code does anything with r13 then you need to make sure that it is initialized to a sensible location before using it. You could structure the SMI handler to initialize it to something sensible - so this will depend on how you have structured your monitor-mode code.
When you say "in my case ARM is not executing any instruction after this" what behavior are you seeing in the core - it shouldn't just "not work", I would expect to be seeing an exception of some kind occurring.
Cancel
Up
0
Down
View discussion
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
5720
views
3
replies
Latest
1 month ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
5676
views
3
replies
Latest
1 month ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
9915
views
23
replies
Latest
1 month ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
8258
views
10
replies
Latest
2 months ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
7927
views
10
replies
Latest
2 months ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum