Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM7 totally RISC?
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
3 replies
Subscribers
127 subscribers
Views
1433 views
Users
0 members are here
Related
ARM7 totally RISC?
Offline
lesbattersbie lesbattersbie
over 7 years ago
Note: This was originally posted on 9th May 2009 at http://forums.arm.com
Hi,
The ARM7 design does not follow the RISC features exactly and I understand this for most features except...
...with the size of the register bank.
I mean, what would be the consequence of changing the ARM7 register bank (16 registers) for a larger register bank with 32 registers?
Parents
Offline
Simon Craske
over 7 years ago
Note: This was originally posted on 9th May 2009 at
http://forums.arm.com
[font="Tahoma"]I'm not quite sure what "the RISC features" are; anyway, increasing the number of registers to 32 would impact operand encoding, either forcing the removal of condition code per instruction or inline shifted operands within the ARM7. In addition, doubling the number of general purpose registers, whilst potentially making the compiler's register allocation simpler, would increase area + power and potentially impact the maximum achievable frequency.
hth
s.[/font]
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Simon Craske
over 7 years ago
Note: This was originally posted on 9th May 2009 at
http://forums.arm.com
[font="Tahoma"]I'm not quite sure what "the RISC features" are; anyway, increasing the number of registers to 32 would impact operand encoding, either forcing the removal of condition code per instruction or inline shifted operands within the ARM7. In addition, doubling the number of general purpose registers, whilst potentially making the compiler's register allocation simpler, would increase area + power and potentially impact the maximum achievable frequency.
hth
s.[/font]
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Forum FAQs
0
ARM Community
904
views
0
replies
Started
4 days ago
by
Annie Cracknell
Suggested Answer
How to view SFRs in DS during debugging?
0
246
views
1
reply
Latest
23 hours ago
by
Ronan Synnott
Answered
Dual-core debugging in DS
0
3171
views
2
replies
Latest
13 days ago
by
Ivan Savvateev
Answered
Failure to get an evaluation license with error Unable to execute API call /api/v1/connect
0
4106
views
3
replies
Latest
19 days ago
by
Tim Holt
Suggested Answer
DS52020.0 connection to Musca-A/B boards not working
0
Arm Development Studio
Musca-A
5144
views
4
replies
Latest
21 days ago
by
Daniel Oliveira
>
View all questions in Arm Development Studio forum