Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Some questions of AXI
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
127 subscribers
Views
1277 views
Users
0 members are here
Related
Some questions of AXI
Offline
tony huang
over 7 years ago
Note: This was originally posted on 14th November 2011 at http://forums.arm.com
>>In AMBA4 AXI rev 2.0, in chapter 4.1 About addressing options:
>>Burst must not cross 4KB boundaries to prevent them from crossing boundaries between slaves and to limit the size of the address incrementer required within slaves.
Is it mean there use 20 bits to decode which slave is selected?
>>In chapter 9.2 Write strobes:
>>The write strobe signals, WSTRB, enable sparse data transfer on the write data bus.
I don't know what is this sentence mean. anybody can explanation detail, thanks!!
Parents
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 14th November 2011 at
http://forums.arm.com
> Is it mean there use 20 bits to decode which slave is selected?
Yes, if your smallest slaves are as small as 4K in size.
>>The write strobe signals, WSTRB, enable sparse data transfer on the write data bus.
> I don't know what is this sentence mean. anybody can explanation detail, thanks!!
It just means that not all the byte lanes of the data bus specified by AWADDR/AWSIZE will be used in the "sparse" data transfer.
An example would be AWADDR=0x0, AWSIZE=3'b011 (8 byte transfer width), but WSTRB=0x11001001. AWSIZE says that 8 bytes could be transferred, but WSTRB indicates that only byte lanes 7, 6, 3 and 0 are actually used.
AWSIZE will be constant for a burst, but WSTRB can change on each data transfer, so it gives quite a flexible way of signalling which bytes to update in a target when using a burst.
Simple masters will not use "sparse" transfers, and will just drive all the relevant WSTRB bits high for each transfer in a burst. Note that AWSIZE tells you the maximum number of WSTRB bits you can assert, so for example if you were performing a byte transfer (AWSIZE=3'b000) on a 64 bit data bus, you could only assert 1 WSTRB bit.
JD
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 14th November 2011 at
http://forums.arm.com
> Is it mean there use 20 bits to decode which slave is selected?
Yes, if your smallest slaves are as small as 4K in size.
>>The write strobe signals, WSTRB, enable sparse data transfer on the write data bus.
> I don't know what is this sentence mean. anybody can explanation detail, thanks!!
It just means that not all the byte lanes of the data bus specified by AWADDR/AWSIZE will be used in the "sparse" data transfer.
An example would be AWADDR=0x0, AWSIZE=3'b011 (8 byte transfer width), but WSTRB=0x11001001. AWSIZE says that 8 bytes could be transferred, but WSTRB indicates that only byte lanes 7, 6, 3 and 0 are actually used.
AWSIZE will be constant for a burst, but WSTRB can change on each data transfer, so it gives quite a flexible way of signalling which bytes to update in a target when using a burst.
Simple masters will not use "sparse" transfers, and will just drive all the relevant WSTRB bits high for each transfer in a burst. Note that AWSIZE tells you the maximum number of WSTRB bits you can assert, so for example if you were performing a byte transfer (AWSIZE=3'b000) on a 64 bit data bus, you could only assert 1 WSTRB bit.
JD
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
5888
views
3
replies
Latest
1 month ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
5845
views
3
replies
Latest
1 month ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
10093
views
23
replies
Latest
1 month ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
8446
views
10
replies
Latest
2 months ago
by
Stuart Hirons
Suggested Answer
On Cortex-M4F microcontrollers: is fixed point math faster or floating point?
0
8114
views
10
replies
Latest
2 months ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum