Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
Pseudo-Random Cache Replacement
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
2854 views
Users
0 members are here
Related
Pseudo-Random Cache Replacement
Offline
Andreas Abel
over 7 years ago
Note: This was originally posted on 12th August 2013 at http://forums.arm.com
Hi,
I've noticed that many ARM CPUs use a "pseudo-random" cache replacement policy. Is there any documentation on how exactly this is implemented? In particular, I would be interested in information on what kind of pseudo-random number generator is used, and when this generator gets updated (e.g., on every clock cycle, or on a cache miss).
Regards,
raspberry
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
DS52020.0 connection to Musca-A/B boards not working
+1
Arm Development Studio
Musca-A
7451
views
4
replies
Latest
2 months ago
by
Daniel Oliveira
Answered
Positioning a function in a Position Independent Executable for ARMV8
+1
8017
views
3
replies
Latest
3 months ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
7998
views
3
replies
Latest
3 months ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
13100
views
23
replies
Latest
3 months ago
by
Boon Khai
Answered
DS-5 connect fail when cortex-r5 is in lock-step mode
+1
10862
views
10
replies
Latest
3 months ago
by
Stuart Hirons
<
>
View all questions in Arm Development Studio forum