Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
data & unified cache
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
4 replies
Subscribers
126 subscribers
Views
1800 views
Users
0 members are here
Related
data & unified cache
Offline
baskaran chidambaram
over 7 years ago
Note: This was originally posted on 9th March 2013 at http://forums.arm.com
In the A8 cache registers i see that the data cache tied to Unified cache - for enabling, cleaning etc. Any reason for this?
Regards
Baskaran
Offline
baskaran chidambaram
over 7 years ago
Note: This was originally posted on 10th March 2013 at
http://forums.arm.com
In the documents, the Data and unified cache are affected by single configuration. For eg
"c6 2 Invalidate Data or Unified cache line by Set/Way"
from
http://infocenter.ar...k/Babhejba.html
why there no separate configuration for Unified cache. why it has to be clubbed with Data cache?
Cancel
Up
0
Down
Reply
Cancel
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 10th March 2013 at
http://forums.arm.com
What do you mean by "tied to"? You can do cache maintenance on the L1 without explicitly impacting the L2 (there will be impacting side effects from any line evictions from the L1 of course).
Cancel
Up
0
Down
Reply
Cancel
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 11th March 2013 at
http://forums.arm.com
[color=#222222][font=arial, helvetica, sans-serif][size=2]> why there no separate configuration for Unified cache. why it has to be clubbed with Data cache? [/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]
[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]At a given level in the cache hierarchy you will either have a separate I and D cache, or a unified cache. You never have both a D cache and a unified cache at the same level. [/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]
[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]For 99% of ARM implementations you will have separate I and D at level 1, and a unified level 2. The usage of the set way logic selects which cache level you want to invalidate, so you can target either the D or the U cache depending on what level you have selected.[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]
[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]You group the I cache by itself because it is fundamentally different to the other two - D and U can both contain modified data, the I cache cannot, so many encodings make no sense for an I cache.[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]
[/size][/font][/color]
[color=#222222][font=arial, helvetica, sans-serif][size=2]HTH,
Iso[/size][/font][/color]
Cancel
Up
0
Down
Reply
Cancel
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 11th March 2013 at
http://forums.arm.com
That is a probably a question only the senior architects at ARM can answer with certainty.
My suspicion is that it was simple to save space in the encoding. At a given level the cache(s) will either be harvard (separate I & D) or unified. Given that, it seems sensible to save some encoding space by doubling up some of the commands.
Cancel
Up
0
Down
Reply
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
DS-5 bare metal wait error after run "debug"
0
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
31046
views
14
replies
Latest
3 months ago
by
prasadghole
Suggested Answer
ARM development studio with ARM Juno r2 board
0
Juno Arm Development Platform
Arm Development Studio
Products
Arm Support
8171
views
2
replies
Latest
3 months ago
by
Ronan Synnott
Answered
"Unable to execute remote query (response code 503) " issue
0
7899
views
1
reply
Latest
3 months ago
by
Ronan Synnott
Not Answered
Where can I download DS-5 hardware firmware??
0
7376
views
1
reply
Latest
3 months ago
by
Ronan Synnott
Not Answered
Getting errors after including arm_math.h
0
stm32 h7
Keil
Digital Signal Processor (DSP)
STM32
27261
views
9
replies
Latest
4 months ago
by
roger-liu
<
>
View all questions in Arm Development Studio forum