Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM cortex a7 cache maintenance operation
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
127 subscribers
Views
2021 views
Users
0 members are here
Related
ARM cortex a7 cache maintenance operation
Offline
jiangz chen
over 7 years ago
Note: This was originally posted on 11th March 2013 at http://forums.arm.com
Hi all:
I move on my last project of ARM cortex-a9 to now cortex-a7, here is a small questions. In A9, seems the pl310 have the ability to invalidate the entire L2 cache by way. But in the A7, seems the maintenance operation are moved to cp15, and I need to invalidate it by set/way?(This significantly increase my simulation time, later i will use the A15, these boot time will be unbearable).
So, do I invalidate l2 cache in a incorrect way? I can not find a good way to invalidate the whole L2 cache in a quick way, please someone help
Best regards
Parents
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 11th March 2013 at
http://forums.arm.com
Also worth noting that once the CPU is running in multi-core SMP mode you cannot use set-way operations for D-side cache maintenance. You must use clean by MVA to ensure that all of the cache coherency snoops get picked up correctly.
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 11th March 2013 at
http://forums.arm.com
Also worth noting that once the CPU is running in multi-core SMP mode you cannot use set-way operations for D-side cache maintenance. You must use clean by MVA to ensure that all of the cache coherency snoops get picked up correctly.
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
DS52020.0 connection to Musca-A/B boards not working
0
Arm Development Studio
Musca-A
33
views
0
replies
Started
3 hours ago
by
Daniel Oliveira
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
1656
views
3
replies
Latest
7 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
1620
views
3
replies
Latest
7 days ago
by
Ronan Synnott
Answered
Failed to read contents of Internal RAM L1-I_DATA in ARM DS
0
Arm Development Studio
Cache
Debug and Trace Services Layer (DTSL)
4202
views
23
replies
Latest
20 days ago
by
Boon Khai
Suggested Answer
DS-5 connect fail when cortex-r5 is in lock-step mode
0
3873
views
10
replies
Latest
27 days ago
by
Stuart Hirons
>
View all questions in Arm Development Studio forum