Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
load image into cache and execute it in cache
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
6 replies
Subscribers
127 subscribers
Views
2663 views
Users
0 members are here
Related
load image into cache and execute it in cache
Offline
yitian bu
over 7 years ago
Note: This was originally posted on 31st January 2013 at http://forums.arm.com
Hi Experts:
i have heard that some ARM platform providers load their bootloader into L2 cache, and execute the bootloader in L2 cache directly.
how can this work? do they add some logic inside silicon to make this work?
as my understanding, cache has differnt architecture from normal sram, how can CPU recognize the L2 cache as a normal sram and execute image in it directly?
Best Regards
Parents
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 1st February 2013 at
http://forums.arm.com
You can play some tricks using cache lockdown of some ways in the L2 cache, but it is increasingly an option not implemented in newer Cortex-A profile cores so not always available.
Cortex-R profile cores tend to have better alternatives available - such as TCM.
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 1st February 2013 at
http://forums.arm.com
You can play some tricks using cache lockdown of some ways in the L2 cache, but it is increasingly an option not implemented in newer Cortex-A profile cores so not always available.
Cortex-R profile cores tend to have better alternatives available - such as TCM.
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Dual-core debugging in DS
0
97
views
2
replies
Latest
11 hours ago
by
Ivan Savvateev
Answered
Failure to get an evaluation license with error Unable to execute API call /api/v1/connect
0
1274
views
3
replies
Latest
6 days ago
by
Tim Holt
Suggested Answer
DS52020.0 connection to Musca-A/B boards not working
0
Arm Development Studio
Musca-A
2487
views
4
replies
Latest
8 days ago
by
Daniel Oliveira
Suggested Answer
Positioning a function in a Position Independent Executable for ARMV8
0
3462
views
3
replies
Latest
28 days ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
3423
views
3
replies
Latest
28 days ago
by
Ronan Synnott
>
View all questions in Arm Development Studio forum