Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
NIC-400 Interconnect generation issue
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1634 views
Users
0 members are here
Related
NIC-400 Interconnect generation issue
Offline
narendra kandimalla
over 7 years ago
Note: This was originally posted on 27th December 2012 at http://forums.arm.com
Hi ,
I am using NIC-400 for AXI 128x64 interconnect. 1-slave X 2-masters.
Read transactions with arsize=4,arlen(burst lenth)=16 and burst size=3 doesn't give any issues.
BUT below read scenario is giving issue..........
Scenario:- AXI Read Transaction, Incrementing Burst with Burst Length 1.
Data for "arsize = 3". --Transaction Size = 8Bytes.
That means we are requesting 64-byte data from master side. In the simulation waveforms I can see a valid 64-bit data & 64-bit Zeros as valid next data each time.
In waveforms i can see XBAR selecting both lower 64-bit & higher 64-bit data of each 128-bit data it receives from slave.which its transfers as 2-valid data transactions to master.
During this process its missing to transfer another valid data it requested master(in this place Its transfering Valid ZERO data).
Is it The issue with XBAR generation?
Thanks,
Narendra
Offline
narendra kandimalla
over 7 years ago
Note: This was originally posted on 27th December 2012 at
http://forums.arm.com
I have one more concern regarding AXI-Slave input coming to XBAR.
incase of 128X64 bit (128-bit slave & 64-bit master) If we are requesting a transaction of
ARSIZE=3 means 64-bit data
ARLEN=0
ARBURST=1 means incremental burst.
My understanding is that slave should place 64-bit data in MSB & LSB positions of 128-input to XBAR alternatively in consecutive transfers.
Is That correct
or
Any other control signals(like arprot etc) will effect the postion of 64-bit data from AXI slave to XBAR ?
Thanks,
Narendra
Cancel
Up
0
Down
View discussion
Cancel
Online
Colin Campbell
over 7 years ago
Note: This was originally posted on 9th January 2013 at
http://forums.arm.com
Narendra,
For your first question I'd imagine that as NIC-400 is a fairly new product that you would have licensed it directly from ARM, and so you could use the support agreement you have with them to contact their support group directly. They are more likely to understand the issue you are observing, or be able to investigate them.
For the second question, as you have ARLEN=0 this means only one beat in this burst, so there wouldn't be any "consecutive" transfers. The ARADDR value would dictate which half of the 128 bit data bus should be used for the single transfer from the slave. If you did have a burst longer than one transfer, as it is an incrementing burst you should see data appear on alternating halves of the wider data bus.
JD
Cancel
Up
0
Down
View discussion
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Forum FAQs
0
ARM Community
4227
views
0
replies
Started
3 months ago
by
Annie Cracknell: Back on the 8th! :)
Answered
make: *** [CORTEX_A9_Cyclone_V_SoC_DK/Altera_Code/SoCSupport/subdir.mk:29: CORTEX_A9_Cyclone_V_SoC_DK/Altera_Code/SoCSupport/cache_support.o] Error 1
0
89
views
1
reply
Latest
1 day ago
by
Andy Neil
Suggested Answer
Would you be interested in a VScode extension to handle ARM toolchain?
0
2139
views
1
reply
Latest
2 days ago
by
kuzulis
Answered
ds-5 community edition request link
+1
519
views
4
replies
Latest
3 days ago
by
alexsunny123
Not Answered
Getting errors after including arm_math.h
0
stm32 h7
Keil
Digital Signal Processor (DSP)
STM32
28578
views
10
replies
Latest
6 days ago
by
Annie Cracknell: Back on the 8th! :)
>
View all questions in Arm Development Studio forum