Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
ARM PMU - Event 0x56 - No instructions for issue (A8)
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
5 replies
Subscribers
126 subscribers
Views
2999 views
Users
0 members are here
Related
ARM PMU - Event 0x56 - No instructions for issue (A8)
Offline
Prabindh Sundareson
over 7 years ago
Note: This was originally posted on 30th October 2012 at http://forums.arm.com
[font=Arial][size=2]I am using peemuperf (
https://github.com/prabindh/peemuperf/blob/master/README.md
) to get various cache profile results from ARM PMU, and some specific EMIF counters available in TI processors. I am currently looking at one of the A8 processors. In ARM Performance monitoring unit, the SEL field (event ID) of [/size][/font]EVTSEL register can be used to select the event ID.[size=2] In this, 0x56 is defined to indicate "[/size]0x56 ==> Increment for every cycle that no instructions are available for issue[size=2]". [/size]
[font=Arial][size=2] [/size][/font]
[font=Arial][size=2]With the goal of finding cycles lost because CPU is waiting for I-cache miss and refill to be available, when 0x56 is used, I see some correlation, but with below issues:[/size][/font]
[font=Arial][size=2] [/size][/font]
[size=2]- [/size][font=Arial][size=2]At no-load conditions (no UI or other application, CPU load being negligible), this counter gives cycles equal to that of CPU clock speed. In a 720 MHz processor, I see 720M cycles. This does not match with the description. What is the explanation ?[/size][/font]
[font=Arial][size=2] [/size][/font]
[size=2]- [/size][font=Arial][size=2]At high loads, there is a more meaningful number coming out of the counter, but still it appears to be high, that indicates to me that this cycle count is not just that of CPU waiting for I-cache refills.[/size][/font]
[font=Arial][size=2] [/size][/font]
[font=Arial][size=2]Is there a better explanation/ validated results available ?[/size][/font]
[font=Arial][size=2] [/size][/font]
Parents
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 30th October 2012 at
http://forums.arm.com
[color=#222222][font=Arial][size=2]>This does not match with the description.[/size][/font][/color]
[color=#222222][font=Arial][size=2]
[/size][/font][/color]
[color=#222222][font=Arial][size=2]It seems like it very closely matches the description. For every cycle no instructions are issued to the pipeline the counter is incremented. Thew counter makes no assumptions about what causes a lack of issue - so wfi/wfe/cache miss are all valid reasons for the counter to increment.[/size][/font][/color]
[color=#222222][font=Arial][size=2]
[/size][/font][/color]
[color=#222222][font=Arial][size=2]Iso[/size][/font][/color]
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 30th October 2012 at
http://forums.arm.com
[color=#222222][font=Arial][size=2]>This does not match with the description.[/size][/font][/color]
[color=#222222][font=Arial][size=2]
[/size][/font][/color]
[color=#222222][font=Arial][size=2]It seems like it very closely matches the description. For every cycle no instructions are issued to the pipeline the counter is incremented. Thew counter makes no assumptions about what causes a lack of issue - so wfi/wfe/cache miss are all valid reasons for the counter to increment.[/size][/font][/color]
[color=#222222][font=Arial][size=2]
[/size][/font][/color]
[color=#222222][font=Arial][size=2]Iso[/size][/font][/color]
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
Can't get a 30-day Gold Edition evalution license
+1
707
views
7
replies
Latest
1 month ago
by
KokoBongo
Answered
Failure to get an evaluation license with error Unable to execute API call /api/v1/connect
0
7076
views
5
replies
Latest
1 month ago
by
Ronan Synnott
Answered
error encountered when try to connect FVP
0
4344
views
18
replies
Latest
1 month ago
by
MattB
Suggested Answer
ARM DStudio can't detect Juno CPU core via DStream
0
347
views
2
replies
Latest
1 month ago
by
QiangHuang
Answered
ARM Development Studio IDE 2020.1 and DE10-NANO --> Linker and debugging issue
+1
1031
views
3
replies
Latest
1 month ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum