Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
exclusive access in Origen board
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
126 subscribers
Views
1442 views
Users
0 members are here
Related
exclusive access in Origen board
Offline
Lee Wang
over 7 years ago
Note: This was originally posted on 16th September 2012 at http://forums.arm.com
hi, i'm making a little distributive calculation project on Origen board almost totally based on CortexA2x2_RTSM example downloaded from this site.
everything goes fine, until lockMutex realization. strex instruction always returns 1, even though, it writes value to memory. seems that monitors didn't tag physical address as exclusive access after ldrex instruction, but mmu was turned on fine and memory range that contains mutex-values was "normal sharable" (this part was taken totally from CortexA2x2_RTSM).
please. help me to figure out what the problem is.
Parents
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 17th September 2012 at
http://forums.arm.com
Best guess would be that the core is trying to use the Global Monitor, and that there isn't one. So the "exclusive" bus accesses always return failure (technically OKAY instead of EXOKAY).
So the question would be why is the core trying to use the Global Monitor.... Some things to check:
* Is the L1 data cache turned on? It needs to be.
* Are the ACTLR.SMP and ACTLR.FW bits set? And is the SCU enabled?
* You said the region is marked as normal+shareable, is it also write-baclk/write-allocate
Cancel
Up
0
Down
Reply
Cancel
Reply
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 17th September 2012 at
http://forums.arm.com
Best guess would be that the core is trying to use the Global Monitor, and that there isn't one. So the "exclusive" bus accesses always return failure (technically OKAY instead of EXOKAY).
So the question would be why is the core trying to use the Global Monitor.... Some things to check:
* Is the L1 data cache turned on? It needs to be.
* Are the ACTLR.SMP and ACTLR.FW bits set? And is the SCU enabled?
* You said the region is marked as normal+shareable, is it also write-baclk/write-allocate
Cancel
Up
0
Down
Reply
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Answered
How to view SFRs in DS during debugging?
+1
2878
views
1
reply
Latest
3 months ago
by
Ronan Synnott
Answered
Dual-core debugging in DS
0
5733
views
2
replies
Latest
3 months ago
by
Ivan Savvateev
Answered
DS52020.0 connection to Musca-A/B boards not working
+1
Arm Development Studio
Musca-A
7529
views
4
replies
Latest
3 months ago
by
Daniel Oliveira
Answered
Positioning a function in a Position Independent Executable for ARMV8
+1
8284
views
3
replies
Latest
4 months ago
by
Stephen Theobald
Answered
Link a pure binary file to image with scatter file
0
8248
views
3
replies
Latest
4 months ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum