Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
Tools and Software
Software Tools
Jump...
Cancel
Software Tools
Arm Development Studio forum
CA9MP - Join and Leave coherency
Tools, Software and IDEs blog
Forums
Videos & Files
Help
Jump...
Cancel
New
Replies
2 replies
Subscribers
127 subscribers
Views
1229 views
Users
0 members are here
Related
CA9MP - Join and Leave coherency
Offline
Shlomi(OBSOLETE) Shamam
over 7 years ago
Note: This was originally posted on 23rd July 2012 at http://forums.arm.com
Hi,
I have some thoughts regarding joining and disengaging cores to the coherency:
In the bootstrap, the case is very easy, the primary core enables the SCU and the secondary cores join to coherency by setting ACTLR.SMP after the L1 caches have been invalidated.
But, assume that one of the CA9 cores wish to leave the coherency.
What actions should be taken for doing it propely?
What happens to the data that was stored in that cache?
Thanks,
Shlomi
Offline
Martin Weidmann
over 7 years ago
Note: This was originally posted on 24th July 2012 at
http://forums.arm.com
* Disable the L1 D cache (by clearing SCTLR.C bit)
* Clean and invalidate L1 D cache
* Leave coherency management (clear ACTLR.SMP)
Cancel
Up
0
Down
Reply
Cancel
Offline
Shlomi(OBSOLETE) Shamam
over 7 years ago
Note: This was originally posted on 24th July 2012 at
http://forums.arm.com
Hi,
Thanks for replying.
I'm wondering, what happens to the data in the D cache that just has been disabled. i.e. let's say that core X decides to leave the SMP and the data in its cache is dirty and used by core Y for read. Will core Y get a stale data from L2/L3 memory? Perhaps, cache clean and invalidation should be broadcasted?
Thanks,
Shlomi
Cancel
Up
0
Down
Reply
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
Debugging kernel: OS support not working for Linux 5.4
0
Kernel Developers
External Hardware Debug
Debugger
7070
views
5
replies
Latest
2 months ago
by
sgoldschmidt
Suggested Answer
DS-5 bare metal wait error after run "debug"
0
DS-5 Development Studio
Debugging
Arm Compiler 5
Memory
29181
views
14
replies
Latest
2 months ago
by
prasadghole
Suggested Answer
ARM development studio with ARM Juno r2 board
0
Juno Arm Development Platform
Arm Development Studio
Products
Arm Support
6573
views
2
replies
Latest
2 months ago
by
Ronan Synnott
Answered
"Unable to execute remote query (response code 503) " issue
0
6300
views
1
reply
Latest
2 months ago
by
Ronan Synnott
Not Answered
Where can I download DS-5 hardware firmware??
0
5821
views
1
reply
Latest
2 months ago
by
Ronan Synnott
<
>
View all questions in Arm Development Studio forum