sse-200 instruction cache replacement policy

I'm using a Musca-A1 board and looking through the documentation and the documentation of the Corelink SS2-200 I could not find any information regarding the instruction cache replacement policy... Can anybody help me with this?

More questions in this forum