Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Arm Research
    • DesignStart
    • Education Hub
    • Graphics and Gaming
    • High Performance Computing
    • Innovation
    • Multimedia
    • Open Source Software and Platforms
    • Physical
    • Processors
    • Security
    • System
    • Software Tools
    • TrustZone for Armv8-M
    • 中文社区
  • Blog
    • Artificial Intelligence
    • Automotive
    • Healthcare
    • HPC
    • Infrastructure
    • Innovation
    • Internet of Things
    • Machine Learning
    • Mobile
    • Smart Homes
    • Wearables
  • Forums
    • All developer forums
    • IP Product forums
    • Tool & Software forums
    • Pelion IoT Platform
  • Activity
  • Support
    • Open a support case
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • More
  • Cancel
System
  • Developer Community
  • IP Products
  • System
  • Jump...
  • Cancel
System
  • Blogs
  • Forums
  • Videos & Files
  • Help
  • Jump...
  • Cancel
  • New
  • All tags
  • amba4
  • AMBA
  • amba_designer
  • amba_traffic
  • AXI
  • bandwidth
  • bandwidth_analysis
  • cache_coherence
  • cache_coherency
  • Cadence Design Systems
  • Corelink
  • corelink_500_series
  • corelink_system_ip
  • Cortex-A53
  • Cortex-A57
  • fabric
  • interconnect
  • interconnect_fabric
  • Interface
  • latency
  • latency_analysis
  • performance_analysis
  • system_ip
  • virtual-platform
  • virtual-prototype

  • AXI

    Muthuvenkatesh
    Muthuvenkatesh

    What is byte lane in AXI?

    • Answered
    • over 3 years ago
    • System
    • SoC Design forum

  • Cycle Accurate ARM Cortex-A53 and Cortex-A57 Models Support AArch64

    Jason Andrews
    Jason Andrews

    We (The specified item was not found.) have just completed our first major release of 2014. It includes significant new content and many bug fixes to all products. Today, I would like to highlight the updated models of the ARM® Cortex™-A53

    …
    • over 6 years ago
    • System
    • SoC Design blog

  • How to Measure and Optimize the System Performance of a Smartphone RTL Design - Part 4

    Nick
    Nick

    By William Orme, Strategic Marketing Manager, Arm and Nick Heaton, Distinguished Engineer, Cadence

    This is Part 3 of a 4 part series. Links below

    Part 4

    Cadence Interconnect Workbench

    We have seen how a systematic process can be applied to validating…

    • over 6 years ago
    • System
    • SoC Design blog

  • How to Measure and Optimize the System Performance of a Smartphone RTL Design - Part 3

    Nick
    Nick

    By William Orme, Strategic Marketing Manager, Arm and Nick Heaton, Distinguished Engineer, Cadence

    This is Part 3 of a 4 part series. Links below

    Part 3

    Use-case Performance Analysis

    In the previous two parts we introduced the challenges facing designers…

    • over 6 years ago
    • System
    • SoC Design blog

  • How to Measure and Optimize the System Performance of a Smartphone RTL Design - Part 2

    Nick
    Nick

    By William Orme, Strategic Marketing Manager, Arm and Nick Heaton, Distinguished Engineer, Cadence

    This is Part 2 of a 4 part series. Links below

    Part 2

    Performance Characterization

    Because of the complexity of assembling and configuring the multitude…

    • over 6 years ago
    • System
    • SoC Design blog
  • View related content from anywhere
  • More
  • Cancel